POSTT: Path-oriented static test compaction for transition faults in scan circuits

2017 IEEE International Test Conference (ITC) ◽

10.1109/test.2017.8242073 ◽

2017 ◽

Author(s):

Irith Pomeranz

Keyword(s):

Static Test ◽

Test Compaction ◽

Transition Faults ◽

Scan Circuits

Download Full-text

Static Test Compaction for Scan Circuits by Using Restoration to Modify and Remove Tests

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2014.2358932 ◽

2014 ◽

Vol 33 (12) ◽

pp. 1955-1964 ◽

Cited By ~ 5

Author(s):

Irith Pomeranz

Keyword(s):

Static Test ◽

Test Compaction ◽

Scan Circuits

Download Full-text

Static test compaction for full-scan circuits based on combinational test sets and non-scan sequential test sequences

16th International Conference on VLSI Design, 2003. Proceedings. ◽

10.1109/icvd.2003.1183159 ◽

2003 ◽

Cited By ~ 4

Author(s):

I. Pomeranz ◽

S.M. Reddy

Keyword(s):

Sequential Test ◽

Static Test ◽

Test Compaction ◽

Full Scan ◽

Test Sets ◽

Scan Circuits

Download Full-text

Static test compaction for diagnostic test sets of full-scan circuits

IET Computers & Digital Techniques ◽

10.1049/iet-cdt.2009.0110 ◽

2010 ◽

Vol 4 (5) ◽

pp. 365-373 ◽

Cited By ~ 1

Author(s):

I. Pomeranz ◽

S.M. Reddy

Keyword(s):

Diagnostic Test ◽

Static Test ◽

Test Compaction ◽

Full Scan ◽

Test Sets ◽

Scan Circuits

Download Full-text

Static test compaction for full-scan circuits based on combinational test sets and nonscan input sequences and a lower bound on the number of tests

IEEE Transactions on Computers ◽

10.1109/tc.2004.118 ◽

2004 ◽

Vol 53 (12) ◽

pp. 1569-1581 ◽

Cited By ~ 1

Author(s):

I. Pomeranz ◽

S.M. Reddy

Keyword(s):

Lower Bound ◽

Static Test ◽

Test Compaction ◽

Full Scan ◽

Test Sets ◽

Scan Circuits

Download Full-text

Static test compaction for transition faults under the hazard-based detection conditions

2012 IEEE 30th VLSI Test Symposium (VTS) ◽

10.1109/vts.2012.6231099 ◽

2012 ◽

Author(s):

Irith Pomeranz

Keyword(s):

Static Test ◽

Test Compaction ◽

Transition Faults

Download Full-text

Static test compaction for multiple full-scan circuits

Proceedings 21st International Conference on Computer Design ◽

10.1109/iccd.2003.1240926 ◽

2004 ◽

Cited By ~ 1

Author(s):

I. Pomeranz ◽

S.M. Reddy

Keyword(s):

Static Test ◽

Test Compaction ◽

Full Scan ◽

Scan Circuits

Download Full-text

Static Test Compaction using Independent Suffixes of a Transparent-Scan Sequence

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2021.3073625 ◽

2021 ◽

pp. 1-1

Author(s):

Irith Pomeranz

Keyword(s):

Static Test ◽

Test Compaction

Download Full-text

A new approach to test generation and test compaction for scan circuits

2003 Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2003.1253735 ◽

2003 ◽

Cited By ~ 12

Author(s):

I. Pomeranz ◽

S.M. Reddy

Keyword(s):

Test Generation ◽

New Approach ◽

Test Compaction ◽

Scan Circuits

Download Full-text

A static test compaction technique for combinational circuits based on independent fault clustering

10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 ◽

10.1109/icecs.2003.1301757 ◽

2004 ◽

Cited By ~ 2

Author(s):

Y.E. Osais ◽

A.H. El-Maleh

Keyword(s):

Combinational Circuits ◽

Static Test ◽

Test Compaction

Download Full-text

Test Compaction for Transition Faults under Transparent-Scan

Proceedings of the Design Automation & Test in Europe Conference ◽

10.1109/date.2006.244098 ◽

2006 ◽

Cited By ~ 2

Author(s):

I. Pomeranz ◽

S.M. Reddy

Keyword(s):

Test Compaction ◽

Transition Faults

Download Full-text