Wafer edge polishing process for defect reduction during immersion lithography

Author(s):  
Motoya Okazaki ◽  
Raymond Maas ◽  
Sen-Hou Ko ◽  
Yufei Chen ◽  
Paul Miller ◽  
...  
2009 ◽  
Author(s):  
Masafumi Fujita ◽  
Takao Tamura ◽  
Naka Onoda ◽  
Takayuki Uchiyama

2006 ◽  
Author(s):  
Osamu Miyahara ◽  
Takeshi Shimoaoki ◽  
Ryoichiro Naito ◽  
Kousuke Yoshihara ◽  
Junichi Kitano

2016 ◽  
Vol 874 ◽  
pp. 34-39
Author(s):  
Yuma Obayashi ◽  
Urara Satake ◽  
Toshiyuki Enomoto

With the ever-growing demand for further increase in the integration density of semiconductor devices, silicon wafers as the substrates for most devices are required to be extremely flat. In particular, it is strongly required to suppress edge roll-off, which seriously deteriorates the surface flatness near the wafer edge during polishing process in the final stage of the wafer manufacturing. In this study, we investigate the properties of polishing pads required for decreasing edge roll-off and propose the evaluation method of the properties. Polishing experiments with silicon wafers and evaluation tests for polishing pads reveal that the proposed method can estimate the obtained edge surface flatness.


2014 ◽  
Vol 60 (1) ◽  
pp. 847-853 ◽  
Author(s):  
Q. Ni ◽  
H. Chen ◽  
K. Wang ◽  
Y. Long ◽  
R. Fang

2008 ◽  
Author(s):  
Takao Tamura ◽  
Naka Onoda ◽  
Masafumi Fujita ◽  
Takayuki Uchiyama

Sign in / Sign up

Export Citation Format

Share Document