Low-frequency noise behavior of SiO/sub 2/--HfO/sub 2/ dual-layer gate dielectric nMOSFETs with different interfacial oxide thickness

2004 ◽  
Vol 51 (5) ◽  
pp. 780-784 ◽  
Author(s):  
E. Simoen ◽  
A. Mercha ◽  
L. Pantisano ◽  
C. Claeys ◽  
E. Young
2009 ◽  
Vol 105 (12) ◽  
pp. 124504 ◽  
Author(s):  
S. L. Rumyantsev ◽  
Sung Hun Jin ◽  
M. S. Shur ◽  
Mun-Soo Park

2015 ◽  
Vol 36 (12) ◽  
pp. 1355-1358 ◽  
Author(s):  
Maryam Olyaei ◽  
Eugenio Dentoni Litta ◽  
Per-Erik Hellstrom ◽  
Mikael Ostling ◽  
Bengt Gunnar Malm

2009 ◽  
Vol 30 (5) ◽  
pp. 523-525 ◽  
Author(s):  
Hyun-Sik Choi ◽  
Seung-Ho Hong ◽  
Rock-Hyun Baek ◽  
Kyong-Taek Lee ◽  
Chang-Yong Kang ◽  
...  

AIP Advances ◽  
2021 ◽  
Vol 11 (1) ◽  
pp. 015219
Author(s):  
E. Simoen ◽  
B. J. O’Sullivan ◽  
N. Ronchi ◽  
G. Van den Bosch ◽  
D. Linten ◽  
...  

2014 ◽  
Vol 778-780 ◽  
pp. 428-431 ◽  
Author(s):  
Lucy Claire Martin ◽  
Hua Khee Chan ◽  
David T. Clark ◽  
Ewan P. Ramsay ◽  
A.E. Murphy ◽  
...  

Low frequency noise in 4H-SiC lateral p-channel metal oxide semiconductor field effect transistors (PMOSFETs) in the frequency range from 1 Hz to 100 kHz has been used to investigate the relationship between gate dielectric fabrication techniques and the resulting density of interface traps at the semiconductor-dielectric interface in order to examine the impact on device performance. The results show that the low frequency noise characteristics in p-channel 4H-SiC MOSFETs in weak inversion are in agreement with the McWhorter model and are dominated by the interaction of channel carriers with interface traps at the gate dielectric/semiconductor interface.


Sign in / Sign up

Export Citation Format

Share Document