Low power 2-D array VLSI architecture for block matching motion estimation using computation suspension
1998 ◽
Vol 8
(4)
◽
pp. 393-398
◽
2005 ◽
Vol E88-C
(4)
◽
pp. 559-569
◽
Keyword(s):
1992 ◽
Vol 2
(2)
◽
pp. 169-175
◽
Keyword(s):
Keyword(s):