A low power VLSI architecture for multistage interval-based motion estimation (MIME) algorithm
Keyword(s):
2004 ◽
Vol 151
(1)
◽
pp. 51
◽
1998 ◽
Vol 8
(4)
◽
pp. 393-398
◽
2015 ◽
Vol E98.A
(7)
◽
pp. 1431-1441
◽
2016 ◽
Vol E99.A
(12)
◽
pp. 2375-2387
2003 ◽
Vol 27
(3)
◽
pp. 131-140
◽