A low-power VLSI architecture for full-search block-matching motion estimation

1998 ◽  
Vol 8 (4) ◽  
pp. 393-398 ◽  
Author(s):  
V.L. Do ◽  
K.Y. Yun
Keyword(s):  
Motion Estimation ◽  
Low Power ◽  
Vlsi Architecture ◽  
Block Matching ◽  
Full Search

LOW POWER FULL SEARCH BLOCK MATCHING MOTION ESTIMATION VLSI ARCHITECTURES

2004 ◽  
Vol 13 (06) ◽  
pp. 1271-1288 ◽  
Author(s):  
MOHAMED A. ELGAMEL ◽  
MAGDY A. BAYOUMI ◽  
AHMED M. SHAMS ◽  
BERTRAND ZAVIDOVIQUE
Keyword(s):  
Power Consumption ◽  
Motion Estimation ◽  
Low Power ◽  
Block Matching ◽  
Huge Amount ◽  
Analytical Analysis ◽  
Vlsi Architectures ◽  
Simulation Results ◽  
Full Search ◽  
Low Power Architectures

Power consumption is very critical for portable video applications. During compression, the motion estimation unit consumes the largest portion of power since it performs a huge amount of computation. Different low power architectures for implementing the full-search block-matching (FSBM) motion estimation are discussed. Also, architectural enhancements to further reduce the power consumed during FSBM motion estimation without sacrificing throughput or optimality are presented. The proposed approach achieves these power savings by disabling portions of the architecture that perform unnecessary computations. A comparison between the different architectures including our enhancements and others is presented using simulation and analytical analysis. Different benchmarks are used to test and compare the discussed architectures. Analytical and simulation results show the effectiveness of the enhancements.

Sign in / Sign up

Export Citation Format

Share Document