Combinational Logic Soft Error Analysis and Protection

12th IEEE International On-Line Testing Symposium (IOLTS'06) ◽

10.1109/iolts.2006.17 ◽

2006 ◽

Cited By ~ 25

Author(s):

A.K. Nieuwland ◽

S. Jasarevic ◽

G. Jerin

Keyword(s):

Error Analysis ◽

Soft Error ◽

Combinational Logic

Download Full-text

SEAT-LA: a soft error analysis tool for combinational logic

19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) ◽

10.1109/vlsid.2006.143 ◽

2006 ◽

Cited By ~ 74

Author(s):

R. Rajaraman ◽

J.S. Kim ◽

N. Vijaykrishnan ◽

Y. Xie ◽

M.J. Irwin

Keyword(s):

Error Analysis ◽

Soft Error ◽

Analysis Tool ◽

Combinational Logic

Download Full-text

A soft error analysis tool for high-speed digital designs

Proceedings of the 2nd international conference on Ubiquitous information management and communication - ICUIMC '08 ◽

10.1145/1352793.1352849 ◽

2008 ◽

Cited By ~ 2

Author(s):

Jong Kang Park ◽

Hyun Suk Choi ◽

Jong Tae Kim

Keyword(s):

Error Analysis ◽

High Speed ◽

Soft Error ◽

Analysis Tool

Download Full-text

An ultra-dense irradiation test structure with a NAND/NOR readout chain for characterizing soft error rates of 14nm combinational logic circuits

2017 IEEE International Electron Devices Meeting (IEDM) ◽

10.1109/iedm.2017.8268521 ◽

2017 ◽

Cited By ~ 2

Author(s):

Saurabh Kumar ◽

Minki Cho ◽

Luke Everson ◽

Hoonki Kim ◽

Qianying Tang ◽

...

Keyword(s):

Logic Circuits ◽

Error Rates ◽

Test Structure ◽

Soft Error ◽

Combinational Logic ◽

Irradiation Test ◽

Combinational Logic Circuits

Download Full-text

Investigating the efficiency and accuracy of a data type reduction technique for soft error analysis

2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS) ◽

10.1109/icecs.2016.7841185 ◽

2016 ◽

Cited By ~ 1

Author(s):

Ghaith Kazma ◽

Ghaith Bany Hamad ◽

Otmane Ait Mohamed ◽

Yvon Savaria

Keyword(s):

Error Analysis ◽

Reduction Technique ◽

Soft Error ◽

Data Type ◽

Type Reduction

Download Full-text

Soft error analysis at sequential and parallel applications in ARM Cortex-A9 dual-core

2016 17th Latin-American Test Symposium (LATS) ◽

10.1109/latw.2016.7483359 ◽

2016 ◽

Cited By ~ 3

Author(s):

Gennaro Severino Rodrigues ◽

Fernanda Lima Kastensmidt

Keyword(s):

Error Analysis ◽

Soft Error ◽

Parallel Applications ◽

Dual Core

Download Full-text

Modeling the effect of technology trends on the soft error rate of combinational logic

Proceedings International Conference on Dependable Systems and Networks ◽

10.1109/dsn.2002.1028924 ◽

2003 ◽

Cited By ~ 804

Author(s):

P. Shivakumar ◽

M. Kistler ◽

S.W. Keckler ◽

D. Burger ◽

L. Alvisi

Keyword(s):

Error Rate ◽

Soft Error ◽

Combinational Logic ◽

Soft Error Rate ◽

Technology Trends

Download Full-text

An approximated soft error analysis technique for gate-level designs

IEICE Electronics Express ◽

10.1587/elex.11.20140224 ◽

2014 ◽

Vol 11 (10) ◽

pp. 20140224-20140224 ◽

Cited By ~ 1

Author(s):

Soongyu Kwon ◽

Jong Kang Park ◽

Jong Tae Kim

Keyword(s):

Error Analysis ◽

Soft Error ◽

Analysis Technique

Download Full-text

Neutron-induced soft error analysis in MOSFETs from a 65nm to a 25 nm design rule using multi-scale Monte Carlo simulation method

2012 IEEE International Reliability Physics Symposium (IRPS) ◽

10.1109/irps.2012.6241928 ◽

2012 ◽

Cited By ~ 3

Author(s):

Shin-ichiro Abe ◽

Yukinobu Watanabe ◽

Nozomi Shibano ◽

Nobuyuki Sano ◽

Hiroshi Furuta ◽

...

Keyword(s):

Monte Carlo Simulation ◽

Monte Carlo ◽

Error Analysis ◽

Simulation Method ◽

Soft Error ◽

Design Rule ◽

Monte Carlo Simulation Method ◽

Multi Scale

Download Full-text

Soft error generation analysis in combinational logic circuits

Journal of Semiconductors ◽

10.1088/1674-4926/31/9/095015 ◽

2010 ◽

Vol 31 (9) ◽

pp. 095015 ◽

Cited By ~ 1

Author(s):

Ding Qian ◽

Wang Yu ◽

Luo Rong ◽

Wang Hui ◽

Yang Huazhong

Keyword(s):

Logic Circuits ◽

Soft Error ◽

Combinational Logic ◽

Combinational Logic Circuits ◽

Error Generation

Download Full-text

Joint Soft-Error-Rate (SER) Estimation for Combinational Logic and Sequential Elements

2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) ◽

10.1109/isvlsi.2016.28 ◽

2016 ◽

Cited By ~ 7

Author(s):

Ji Li ◽

Jeffrey Draper

Keyword(s):

Error Rate ◽

Soft Error ◽

Combinational Logic ◽

Soft Error Rate

Download Full-text