A built-in defective level monitor of resistive open defects in 3D ICs with logic gates
2011 ◽
Vol 58
(3)
◽
pp. 855-861
◽
2009 ◽
Vol 17
(10)
◽
pp. 1556-1559
◽