A built-in defective level monitor of resistive open defects in 3D ICs with logic gates

Author(s):  
Masaki Hashizume ◽  
Akihiro Odoriba ◽  
Hiroyuki Yotsuyanagi ◽  
Shyue-Kung Lu
Author(s):  
Fara Ashikin Binti Ali ◽  
Masaki Hashizume ◽  
Yuki Ikiri ◽  
Hiroyuki Yotsuyanagi ◽  
Shyue-Kung Lu

Author(s):  
Kouhei Ohtani ◽  
Naho Osato ◽  
Masaki Hashizume ◽  
Hiroyuki Yotsuyanagi ◽  
Shyue-Kung Lu

Author(s):  
A. Ney ◽  
P. Girard ◽  
C. Landrault ◽  
S. Pravossoudovitch ◽  
A. Virazel ◽  
...  

2011 ◽  
Vol 58 (3) ◽  
pp. 855-861 ◽  
Author(s):  
P Rech ◽  
J-M Galliere ◽  
P Girard ◽  
F Wrobel ◽  
F Saigne ◽  
...  

2009 ◽  
Vol 17 (10) ◽  
pp. 1556-1559 ◽  
Author(s):  
A. Ney ◽  
P. Girard ◽  
S. Pravossoudovitch ◽  
A. Virazel ◽  
M. Bastian

Author(s):  
Alejandro Czutro ◽  
Nicolas Houarche ◽  
Piet Engelke ◽  
Ilia Polian ◽  
Mariane Comte ◽  
...  

2009 ◽  
pp. 81-97
Author(s):  
Patrick Girard ◽  
Alberto Bosio ◽  
Luigi Dilillo ◽  
Serge Pravossoudovitch ◽  
Arnaud Virazel

Sign in / Sign up

Export Citation Format

Share Document