Testability for resistive open defects by electrical interconnect test of 3D ICs without boundary scan flip flops
2011 ◽
Vol 58
(3)
◽
pp. 855-861
◽
2009 ◽
Vol 17
(10)
◽
pp. 1556-1559
◽