A design-for-testability technique for register-transfer level circuits using control/data flow extraction

I. Ghosh; A. Raghunathan; N.K. Jha

doi:10.1109/43.712102

A Nonscan Design-for-Testability Method for Register-Transfer-Level Circuits to Guarantee Linear-Depth Time Expansion Models

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2008.927757 ◽

2008 ◽

Vol 27 (9) ◽

pp. 1535-1544 ◽

Cited By ~ 14

Author(s):

Hideo Fujiwara ◽

Hiroyuki Iwata ◽

Tomokazu Yoneda ◽

Chia Yee Ooi

Keyword(s):

Design For Testability ◽

Register Transfer Level ◽

Register Transfer ◽

Time Expansion

Download Full-text

Design for testability using register-transfer level partial scan selection

Proceedings of ASP-DAC 95/CHDL 95/VLSI 95 with EDA Technofair ASPDAC-95 ◽

10.1109/aspdac.1995.486225 ◽

2002 ◽

Cited By ~ 1

Author(s):

A. Motohara ◽

S. Takeoka ◽

T. Hosokawa ◽

M. Ohta ◽

Y. Takai ◽

...

Keyword(s):

Design For Testability ◽

Register Transfer Level ◽

Partial Scan ◽

Register Transfer ◽

Partial Scan Selection

Download Full-text

Unsatisfiability Based Efficient Design for Testability Solution for Register-Transfer Level Circuits

23rd IEEE VLSI Test Symposium (VTS'05) ◽

10.1109/vts.2005.88 ◽

2005 ◽

Cited By ~ 7

Author(s):

L. Lingappan ◽

N.K. Jha

Keyword(s):

Design For Testability ◽

Register Transfer Level ◽

Efficient Design ◽

Register Transfer

Download Full-text

A design for testability technique for RTL circuits using control/data flow extraction

Proceedings of International Conference on Computer Aided Design ◽

10.1109/iccad.1996.569798 ◽

2002 ◽

Cited By ~ 22

Author(s):

I. Ghosh ◽

A. Raghunathan ◽

N.K. Jha

Keyword(s):

Data Flow ◽

Design For Testability ◽

Control Data

Download Full-text

Design for testability using register-transfer level partial scan selection

Proceedings of the 1995 conference on Asia Pacific design automation (CD-ROM) - ASP-DAC '95 ◽

10.1145/224818.224900 ◽

1995 ◽

Author(s):

Akira Motohara ◽

Sadami Takeoka ◽

Toshinori Hosokawa ◽

Mitsuyasu Ohta ◽

Yuji Takai ◽

...

Keyword(s):

Design For Testability ◽

Register Transfer Level ◽

Partial Scan ◽

Register Transfer ◽

Partial Scan Selection

Download Full-text

Efficient Design for Testability Solution Based on Unsatisfiability for Register-Transfer Level Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2006.888268 ◽

2007 ◽

Vol 26 (7) ◽

pp. 1339-1345 ◽

Cited By ~ 2

Author(s):

Loganathan Lingappan ◽

Niraj K. Jha

Keyword(s):

Design For Testability ◽

Register Transfer Level ◽

Efficient Design ◽

Register Transfer

Download Full-text

SymSim: symbolic fault simulation of data-flow data-path designs at the Register-Transfer level

International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034) ◽

10.1109/test.1999.805785 ◽

2003 ◽

Cited By ~ 1

Author(s):

S. Yadavalli ◽

S.M. Reddy

Keyword(s):

Data Flow ◽

Fault Simulation ◽

Register Transfer Level ◽

Data Path ◽

Flow Data ◽

Register Transfer

Download Full-text

Standard for Verilog register transfer level synthesis

10.3403/30128339u ◽

2015 ◽

Keyword(s):

Register Transfer Level ◽

Register Transfer

Download Full-text

Fault Modeling of Combinational and Sequential Circuits at Register Transfer Level

International Journal of VLSI Design & Communication Systems ◽

10.5121/vlsic.2011.2406 ◽

2011 ◽

Vol 2 (4) ◽

pp. 61-68

Author(s):

M S Suma

Keyword(s):

Fault Modeling ◽

Register Transfer Level ◽

Sequential Circuits ◽

Register Transfer ◽

Combinational And Sequential Circuits

Download Full-text

Incorporating the controller effects during register transfer level synthesis

Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC ◽

10.1109/edtc.1994.326916 ◽

2002 ◽

Cited By ~ 4

Author(s):

C. Ramachandran ◽

F.J. Kurdahi

Keyword(s):

Register Transfer Level ◽

Register Transfer

Download Full-text