A High-throughput Router Architecture with On-the-fly Virtual Channel Allocation for On-chip Networks

IPSJ Online Transactions ◽

10.2197/ipsjtrans.4.84 ◽

2011 ◽

Vol 4 ◽

pp. 84-93 ◽

Cited By ~ 1

Author(s):

Son Truong Nguyen ◽

Shigeru Oyanagi

Keyword(s):

High Throughput ◽

Channel Allocation ◽

Virtual Channel ◽

Router Architecture ◽

On Chip

Download Full-text

Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip Routers

ACM Transactions on Parallel Computing ◽

10.1145/2742349 ◽

2015 ◽

Vol 2 (1) ◽

pp. 1-23 ◽

Cited By ~ 1

Author(s):

Yi Xu ◽

Bo Zhao ◽

Youtao Zhang ◽

Jun Yang

Keyword(s):

High Throughput ◽

High Frequency ◽

Channel Allocation ◽

Virtual Channel ◽

On Chip

Download Full-text

Simple virtual channel allocation for high throughput and high frequency on-chip routers

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.2010.5416640 ◽

2010 ◽

Cited By ~ 29

Author(s):

Yi Xu ◽

Bo Zhao ◽

Youtao Zhang ◽

Jun Yang

Keyword(s):

High Throughput ◽

High Frequency ◽

Channel Allocation ◽

Virtual Channel ◽

On Chip

Download Full-text

Loopback Virtual Channel Router Architecture for Network on Chip

2012 Ninth International Conference on Information Technology - New Generations ◽

10.1109/itng.2012.117 ◽

2012 ◽

Cited By ~ 5

Author(s):

Jaya Suseela ◽

Venkatesan Muthukumar

Keyword(s):

Network On Chip ◽

Virtual Channel ◽

Router Architecture ◽

On Chip

Download Full-text

An Improvement of Router Throughput for On-Chip Networks Using On-the-fly Virtual Channel Allocation

Architecture of Computing Systems - ARCS 2011 - Lecture Notes in Computer Science ◽

10.1007/978-3-642-19137-4_19 ◽

2011 ◽

pp. 219-230

Author(s):

Son Truong Nguyen ◽

Shigeru Oyanagi

Keyword(s):

Channel Allocation ◽

Virtual Channel ◽

On Chip

Download Full-text

Design and evaluation of a high throughput QoS-aware and congestion-aware router architecture for Network-on-Chip

Microprocessors and Microsystems ◽

10.1016/j.micpro.2013.09.006 ◽

2014 ◽

Vol 38 (4) ◽

pp. 304-315 ◽

Cited By ~ 9

Author(s):

Chifeng Wang ◽

Nader Bagherzadeh

Keyword(s):

High Throughput ◽

Network On Chip ◽

Router Architecture ◽

On Chip ◽

Congestion Aware

Download Full-text

The Design of On-the-Fly Virtual Channel Allocation for Low Cost High Performance On-Chip Routers

2010 First International Conference on Networking and Computing ◽

10.1109/ic-nc.2010.25 ◽

2010 ◽

Cited By ~ 2

Author(s):

Son Truong Nguyen ◽

Shigeru Oyanagi

Keyword(s):

High Performance ◽

Channel Allocation ◽

Low Cost ◽

Virtual Channel ◽

On Chip

Download Full-text

Design and Evaluation of a High Throughput QoS-Aware and Congestion-Aware Router Architecture for Network-on-Chip

2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing ◽

10.1109/pdp.2012.20 ◽

2012 ◽

Cited By ~ 10

Author(s):

Chifeng Wang ◽

Nader Bagherzadeh

Keyword(s):

High Throughput ◽

Network On Chip ◽

Router Architecture ◽

On Chip ◽

Congestion Aware

Download Full-text

Dynamic virtual channel and index-based arbitration based Network on Chip router architecture

2016 International Conference on High Performance Computing & Simulation (HPCS) ◽

10.1109/hpcsim.2016.7568321 ◽

2016 ◽

Author(s):

Masoud Oveis-Gharan ◽

Gul N. Khan

Keyword(s):

Network On Chip ◽

Virtual Channel ◽

Router Architecture ◽

On Chip

Download Full-text

High-throughput differentiated service provision router architecture for wireless network-on-chip

International Journal of High Performance Systems Architecture ◽

10.1504/ijhpsa.2012.047578 ◽

2012 ◽

Vol 4 (1) ◽

pp. 38

Author(s):

Chifeng Wang ◽

Nader Bagherzadeh

Keyword(s):

Wireless Network ◽

High Throughput ◽

Service Provision ◽

Network On Chip ◽

Differentiated Service ◽

Router Architecture ◽

On Chip

Download Full-text

Design of a Virtual Channel Router Architecture for Low Power on Mesh-of-Grid Topology for Network on Chip

Applied Soft Computing and Communication Networks - Lecture Notes in Networks and Systems ◽

10.1007/978-981-15-3852-0_5 ◽

2020 ◽

pp. 63-79

Author(s):

K. Somasundaram

Keyword(s):

Low Power ◽

Network On Chip ◽

Virtual Channel ◽

Router Architecture ◽

Grid Topology ◽

On Chip

Download Full-text