HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781424456581

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

HARE: Hardware assisted reverse execution

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.2010.5416651 ◽

2010 ◽

Cited By ~ 1

Author(s):

Ioannis Doudalis ◽

Milos Prvulovic

Download Full-text

An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.2010.5416628 ◽

2010 ◽

Cited By ~ 132

Author(s):

Dong Hyuk Woo ◽

Nak Hee Seong ◽

Dean L. Lewis ◽

Hsien-Hsin S. Lee

Keyword(s):

High Density ◽

Memory Architecture ◽

Stacked Memory

Download Full-text

DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.2010.5416638 ◽

2010 ◽

Cited By ~ 15

Author(s):

Dan Tang ◽

Yungang Bao ◽

Weiwu Hu ◽

Mingyu Chen

Keyword(s):

On Chip

Download Full-text

ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.2010.5416658 ◽

2010 ◽

Cited By ~ 6

Author(s):

Yoongu Kim ◽

Dongsu Han ◽

Onur Mutlu ◽

Mor Harchol-Balter

Keyword(s):

High Performance ◽

Scheduling Algorithm

Download Full-text

HPCA-16 organizing committee

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.2010.5416664 ◽

2010 ◽

Download Full-text

Scalable architectural support for trusted software

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.2010.5416657 ◽

2010 ◽

Cited By ~ 70

Author(s):

David Champagne ◽

Ruby B. Lee

Keyword(s):

Architectural Support

Download Full-text

High performance network virtualization with SR-IOV

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.2010.5416637 ◽

2010 ◽

Cited By ~ 56

Author(s):

Yaozu Dong ◽

Xiaowei Yang ◽

Xiaoyong Li ◽

Jianhui Li ◽

Kun Tian ◽

...

Keyword(s):

High Performance ◽

Network Virtualization

Download Full-text

Architecting for power management: The IBM® POWER7™ approach

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.2010.5416627 ◽

2010 ◽

Cited By ~ 28

Author(s):

Malcolm Ware ◽

Karthick Rajamani ◽

Michael Floyd ◽

Bishop Brock ◽

Juan C Rubio ◽

...

Keyword(s):

Power Management

Download Full-text

BOLT: Energy-efficient Out-of-Order Latency-Tolerant execution

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.2010.5416634 ◽

2010 ◽

Cited By ~ 13

Author(s):

Andrew Hilton ◽

Amir Roth

Keyword(s):

Energy Efficient

Download Full-text

A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture ◽

10.1109/hpca.2010.5416650 ◽

2010 ◽

Cited By ~ 68

Author(s):

Guangyu Sun ◽

Yongsoo Joo ◽

Yibo Chen ◽

Dimin Niu ◽

Yuan Xie ◽

...

Keyword(s):

Energy Consumption ◽

Solid State

Download Full-text

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer ArchitectureLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

HARE: Hardware assisted reverse execution

An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth

DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance

ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers

HPCA-16 organizing committee

Scalable architectural support for trusted software

High performance network virtualization with SR-IOV

Architecting for power management: The IBM® POWER7™ approach

BOLT: Energy-efficient Out-of-Order Latency-Tolerant execution

A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement

HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture
Latest Publications