Phantom redundancy: a register transfer level technique for gracefully degradable data path synthesis

R. Karri; B. Iyer; I. Koren

doi:10.1109/tcad.2002.800450

A data path verifier for register transfer level using temporal logic language Tokio

Lecture Notes in Computer Science - Computer-Aided Verification ◽

10.1007/bfb0023721 ◽

2005 ◽

pp. 76-85 ◽

Cited By ~ 2

Author(s):

Hiroshi Nakamura ◽

Yuji Kukimoto ◽

Masahiro Fujita ◽

Hidehiko Tanaka

Keyword(s):

Temporal Logic ◽

Register Transfer Level ◽

Data Path ◽

Register Transfer

Download Full-text

Automatic data path extraction in large-scale register-transfer level designs

2014 IEEE International Symposium on Circuits and Systems (ISCAS) ◽

10.1109/iscas.2014.6865144 ◽

2014 ◽

Author(s):

Wei Song ◽

Jim Garside ◽

Doug Edwards

Keyword(s):

Large Scale ◽

Register Transfer Level ◽

Data Path ◽

Automatic Data ◽

Register Transfer ◽

Path Extraction

Download Full-text

Practical design assistance at register transfer level using a data path verifier

Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors ◽

10.1109/iccd.1990.130171 ◽

2002 ◽

Cited By ~ 1

Author(s):

H. Nakamura ◽

Y. Kukimoto ◽

M. Fujita ◽

H. Tanaka

Keyword(s):

Register Transfer Level ◽

Data Path ◽

Practical Design ◽

Register Transfer

Download Full-text

A data path verifier for register transfer level using temporal logic language Tokio

Computer-Aided Verification ’90 - DIMACS Series in Discrete Mathematics and Theoretical Computer Science ◽

10.1090/dimacs/003/30 ◽

1991 ◽

pp. 493-504

Author(s):

H. Nakamura ◽

Y. Kukimoto ◽

M. Fujita ◽

H. Tanaka

Keyword(s):

Temporal Logic ◽

Register Transfer Level ◽

Data Path ◽

Register Transfer

Download Full-text

SymSim: symbolic fault simulation of data-flow data-path designs at the Register-Transfer level

International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034) ◽

10.1109/test.1999.805785 ◽

2003 ◽

Cited By ~ 1

Author(s):

S. Yadavalli ◽

S.M. Reddy

Keyword(s):

Data Flow ◽

Fault Simulation ◽

Register Transfer Level ◽

Data Path ◽

Flow Data ◽

Register Transfer

Download Full-text

Standard for Verilog register transfer level synthesis

10.3403/30128339u ◽

2015 ◽

Keyword(s):

Register Transfer Level ◽

Register Transfer

Download Full-text

An evolutionary approach for data path synthesis

2000 Canadian Conference on Electrical and Computer Engineering. Conference Proceedings. Navigating to a New Era (Cat. No.00TH8492) ◽

10.1109/ccece.2000.849734 ◽

2002 ◽

Cited By ~ 1

Author(s):

H.M. Harmanani ◽

R. Saliba

Keyword(s):

Evolutionary Approach ◽

Data Path ◽

Path Synthesis

Download Full-text

Fault Modeling of Combinational and Sequential Circuits at Register Transfer Level

International Journal of VLSI Design & Communication Systems ◽

10.5121/vlsic.2011.2406 ◽

2011 ◽

Vol 2 (4) ◽

pp. 61-68

Author(s):

M S Suma

Keyword(s):

Fault Modeling ◽

Register Transfer Level ◽

Sequential Circuits ◽

Register Transfer ◽

Combinational And Sequential Circuits

Download Full-text

High-level data path synthesis for built-in self-test designs

2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (IEEE Cat. No.01CH37233) ◽

10.1109/pacrim.2001.953577 ◽

2002 ◽

Author(s):

Laurence Tainruo Yang ◽

J. Muzio

Keyword(s):

Data Path ◽

Level Data ◽

Self Test ◽

Built In Self Test ◽

High Level ◽

Path Synthesis

Download Full-text

Incorporating the controller effects during register transfer level synthesis

Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC ◽

10.1109/edtc.1994.326916 ◽

2002 ◽

Cited By ~ 4

Author(s):

C. Ramachandran ◽

F.J. Kurdahi

Keyword(s):

Register Transfer Level ◽

Register Transfer

Download Full-text