VLSI design challenges for gigascale integration

18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design ◽

10.1109/icvd.2005.171 ◽

2005 ◽

Cited By ~ 5

Author(s):

S. Borkar

Keyword(s):

Vlsi Design ◽

Gigascale Integration ◽

Design Challenges

Download Full-text

VLSI design challenges in wireless communications

10.1117/12.279509 ◽

1997 ◽

Author(s):

Jae W. Jung

Keyword(s):

Wireless Communications ◽

Vlsi Design ◽

Design Challenges

Download Full-text

Consumer digitization: accelerating DSP applications, growing VLSI design challenges

Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design ◽

10.1109/aspdac.2002.994869 ◽

2003 ◽

Cited By ~ 1

Author(s):

B. Mitra

Keyword(s):

Vlsi Design ◽

Design Challenges ◽

Dsp Applications

Download Full-text

VLSI design challenges in the next five years (panel discussion) (abstract only)

Proceedings of the 10th Great Lakes Symposium on VLSI - GLSVLSI '00 ◽

10.1145/330855.332573 ◽

2000 ◽

Author(s):

Eric Collins ◽

Khuram Mohammad ◽

Naveed Sherwani ◽

Tak Young ◽

Tom Ryan

Keyword(s):

Panel Discussion ◽

Vlsi Design ◽

Design Challenges

Download Full-text

Microarchitecture and Design Challenges for Gigascale Integration

37th International Symposium on Microarchitecture (MICRO-37'04) ◽

10.1109/micro.2004.24 ◽

2004 ◽

Cited By ~ 80

Author(s):

S. Borkar

Keyword(s):

Gigascale Integration ◽

Design Challenges

Download Full-text

Mead-Conway VLSI design approach and system design challenges ahead

Proceedings IEEE Computer Society Workshop on VLSI 2000. System Design for a System-on-Chip Era ◽

10.1109/iwv.2000.844520 ◽

2002 ◽

Author(s):

L. Conway

Keyword(s):

System Design ◽

Vlsi Design ◽

Design Approach ◽

Design Challenges

Download Full-text

Advanced Model Order Reduction Techniques in VLSI Design

10.1017/cbo9780511541117 ◽

2007 ◽

Cited By ~ 77

Author(s):

Sheldon Tan ◽

Lei He

Keyword(s):

Model Order Reduction ◽

Vlsi Design ◽

Order Reduction ◽

Model Order ◽

Reduction Techniques ◽

Advanced Model

Download Full-text

Theoretical Foundations of VLSI Design

10.1017/cbo9780511569838 ◽

1990 ◽

Cited By ~ 5

Keyword(s):

Vlsi Design ◽

Theoretical Foundations

Download Full-text

VLSI design for diminished-1 multiplication of integers modulo a Fermat number

IEE Proceedings E Computers and Digital Techniques ◽

10.1049/ip-e.1988.0019 ◽

1988 ◽

Vol 135 (3) ◽

pp. 161 ◽

Cited By ~ 3

Author(s):

M. Benaissa ◽

A. Pajayakrit ◽

S.S. Dlay ◽

A.G.J. Holt

Keyword(s):

Vlsi Design ◽

Fermat Number

Download Full-text

Switchbox routing with rerouting capabilities in VLSI design

IEE Proceedings G Circuits Devices and Systems ◽

10.1049/ip-g-2.1990.0032 ◽

1990 ◽

Vol 137 (3) ◽

pp. 210 ◽

Cited By ~ 1

Author(s):

F. Curatelli

Keyword(s):

Vlsi Design

Download Full-text

VLSI Design of Karatsuba Integer Multipliers and Its Evaluation

IEEJ Transactions on Electronics Information and Systems ◽

10.1541/ieejeiss.128.220 ◽

2008 ◽

Vol 128 (2) ◽

pp. 220-230 ◽

Cited By ~ 1

Author(s):

Syunji Yazaki ◽

Kôki Abe

Keyword(s):

Vlsi Design

Download Full-text