Electrical characterization method to study barrier integrity in 3D through-silicon vias

Author(s):  
Y.-L. Li ◽  
D. Velenis ◽  
T. Kauerauf ◽  
M. Stucchi ◽  
Y. Civale ◽  
...  
2012 ◽  
Vol 22 (5) ◽  
pp. 055021 ◽  
Author(s):  
Pradeep Dixit ◽  
Tapani Vehmas ◽  
Sami Vähänen ◽  
Philippe Monnoyer ◽  
Kimmo Henttinen

Sign in / Sign up

Export Citation Format

Share Document