Single event upset and charge collection measurements using high energy protons and neutrons

1994 ◽  
Vol 41 (6) ◽  
pp. 2203-2209 ◽  
Author(s):  
E. Normand ◽  
D.L. Oberg ◽  
J.L. Wert ◽  
J.D. Ness ◽  
P.P. Majewski ◽  
...  
Symmetry ◽  
2020 ◽  
Vol 12 (12) ◽  
pp. 2030
Author(s):  
Bing Ye ◽  
Li-Hua Mo ◽  
Tao Liu ◽  
You-Mei Sun ◽  
Jie Liu

The on-orbit single-event upset (SEU) rate of nanodevices is closely related to the orbital parameters. In this paper, the on-orbit SEU rate (OOSR) induced by a heavy ion (HI), high-energy proton (HEP) and low-energy proton (LEP) for a 65 nm SRAM device is calculated by using the software SPACE RADIATION under different orbits based on the experimental data. The results indicate that the OOSR induced by the HI, HEP and LEP varies with the orbital parameters. In particular, the orbital height, inclination and shieling thickness are the key parameters that affect the contribution of the LEP to the total OOSR. Our results provide guidance for the selection of nanodevices on different orbits.


2014 ◽  
Vol 44 (5) ◽  
pp. 479-485 ◽  
Author(s):  
Wen YIN ◽  
TianJiao LIANG ◽  
ZhiLiang HU ◽  
QuanZhi YU

2008 ◽  
Vol 55 (4) ◽  
pp. 2126-2132 ◽  
Author(s):  
Simon Platt ◽  
ZoltÁn Torok ◽  
Chris D. Frost ◽  
Stuart Ansell

2019 ◽  
Vol 9 (3) ◽  
pp. 21 ◽  
Author(s):  
Satheesh Kumar S ◽  
Kumaravel S

Due to the reduction in technology scaling, gate capacitance and charge storage in sensitive nodes are rapidly decreasing, making Complementary Metal Oxide Semiconductor (CMOS) circuits more sensitive to soft errors caused by radiation. In this paper, a low-power and high-speed single event upset radiation hardened latch is proposed. The proposed latch can withstand single event upsets completely when the high energy particle hit on any one of its intermediate nodes. The proposed latch structure comprises of four CMOS feedback schemes and a Muller C-element with clock gating technique. For the sake of comparison, the proposed and the existing latches in the literature are implemented in 45nm CMOS technology. From the post layout simulation results, it may be noted that the proposed latch achieves 8% low power consumption, 95% less delay, and a 94% reduction in power-delay-product compared to the existing single event upset resilient and single event tolerant latches. Monte Carlo simulations show that the proposed latch is less sensitive to process, voltage, and temperature variations in comparison with the existing hardened latches in the literature.


1998 ◽  
Vol 84 (2) ◽  
pp. 690-703 ◽  
Author(s):  
Joseph S. Melinger ◽  
Dale McMorrow ◽  
A. B. Campbell ◽  
Stephen Buchner ◽  
Lan Hu Tran ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document