Physical design challenges to nano-CMOS circuits

Kazuya Masu; Noboru Ishihara; Noriaki Nakayama; Takashi Sato; Shuhei Amakawa

doi:10.1587/elex.6.703

Physical design challenges to nano-CMOS circuits

IEICE Electronics Express ◽

10.1587/elex.6.703 ◽

2009 ◽

Vol 6 (11) ◽

pp. 703-720 ◽

Cited By ~ 5

Author(s):

Kazuya Masu ◽

Noboru Ishihara ◽

Noriaki Nakayama ◽

Takashi Sato ◽

Shuhei Amakawa

Keyword(s):

Physical Design ◽

Cmos Circuits ◽

Design Challenges

Download Full-text

Physical design challenges beyond the 22nm node

Proceedings of the 19th international symposium on Physical design - ISPD '10 ◽

10.1145/1735023.1735029 ◽

2010 ◽

Cited By ~ 7

Author(s):

Sani R. Nassif ◽

Kevin J. Nowka

Keyword(s):

Physical Design ◽

Design Challenges

Download Full-text

Physical design challenges for performance

Proceedings of the 1997 international symposium on Physical design - ISPD '97 ◽

10.1145/267665.267727 ◽

1997 ◽

Cited By ~ 4

Author(s):

David P. LaPotin ◽

Uttam Ghoshal ◽

Eli Chiprout ◽

Sani R. Nassif

Keyword(s):

Physical Design ◽

Design Challenges

Download Full-text

Physical Design Challenges and Innovations to Meet Power, Speed, and Area Scaling Trend

Proceedings of the 2017 ACM on International Symposium on Physical Design - ISPD '17 ◽

10.1145/3036669.3038255 ◽

2017 ◽

Cited By ~ 5

Author(s):

Lee-Chung Lu

Keyword(s):

Physical Design ◽

Design Challenges

Download Full-text

Multi-million gate FPGA physical design challenges

ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486) ◽

10.1109/iccad.2003.159780 ◽

2003 ◽

Cited By ~ 2

Author(s):

Maogang Wang ◽

A. Ranjan ◽

S. Raje

Keyword(s):

Physical Design ◽

Design Challenges

Download Full-text

Physical Design Challenges and Solutions for Emerging Heterogeneous 3D Integration Technologies

Proceedings of the 2021 International Symposium on Physical Design ◽

10.1145/3439706.3446903 ◽

2021 ◽

Author(s):

Lingjun Zhu ◽

Sung Kyu Lim

Keyword(s):

Physical Design ◽

3D Integration ◽

Design Challenges

Download Full-text

Physical Design Challenges in the Chip Power Distribution Network

Proceedings of the 2015 Symposium on International Symposium on Physical Design - ISPD '15 ◽

10.1145/2717764.2724580 ◽

2015 ◽

Cited By ~ 1

Author(s):

Farid N. Najm

Keyword(s):

Power Distribution ◽

Distribution Network ◽

Physical Design ◽

Power Distribution Network ◽

Design Challenges

Download Full-text

A technique to eliminate glitch power consumption at physical design stage in CMOS circuits

2011 World Congress on Information and Communication Technologies ◽

10.1109/wict.2011.6141320 ◽

2011 ◽

Cited By ~ 1

Author(s):

B.V.P. Vasantha Kumar ◽

N. S. Murthy Sharma ◽

K. Lal Kishore ◽

M. Vivekanand ◽

K. Murthy Raju ◽

...

Keyword(s):

Power Consumption ◽

Physical Design ◽

Design Stage ◽

Cmos Circuits

Download Full-text

Physical design for testability for bridges in CMOS circuits

Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium ◽

10.1109/vtest.1993.313361 ◽

2002 ◽

Cited By ~ 4

Author(s):

F.J. Ferguson

Keyword(s):

Design For Testability ◽

Physical Design ◽

Cmos Circuits

Download Full-text

Architectural and physical design challenges for one-million gate FPGAs and beyond

Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays - FPGA '97 ◽

10.1145/258305.258324 ◽

1997 ◽

Cited By ~ 11

Author(s):

Jonathan Rose ◽

Dwight Hill

Keyword(s):

Physical Design ◽

Design Challenges

Download Full-text

Physical design challenges for multi-million gate SoC's

Proceedings of the 2006 international symposium on Physical design - ISPD '06 ◽

10.1145/1123008.1123041 ◽

2006 ◽

Author(s):

F. Rémond

Keyword(s):

Physical Design ◽

Design Challenges

Download Full-text