Architectural and physical design challenges for one-million gate FPGAs and beyond
Keyword(s):