Channel engineering and junction overlap issues for ultra-shallow junctions formed by SPER in the 45 nm CMOS technology node

2004 ◽  
Vol 810 ◽  
Author(s):  
Simone Severi ◽  
Kirklen Henson ◽  
Richard Lindsay ◽  
Anne Lauwers ◽  
Bartek J. Pawlak ◽  
...  

ABSTRACTThe feasibility of the SPER junction process as a reasonable alternative to the spike anneal junction is proved in this work. Good control of the SCE and performance competitive results as compared to the spike junction are obtained. An analysis of the interaction between the halo dopant and the SPER junctions has been carried out; it is shown that the performance degrades with increasing halo dose as a consequence of an overlap resistance problem.

2004 ◽  
Vol 186 (1-2) ◽  
pp. 17-20 ◽  
Author(s):  
F Lallement ◽  
A Grouillet ◽  
M Juhel ◽  
J.-P Reynard ◽  
D Lenoble ◽  
...  

2011 ◽  
Author(s):  
G. D. Papasouliotis ◽  
L. Godet ◽  
V. Singh ◽  
R. Miura ◽  
H. Ito ◽  
...  

Author(s):  
R. Lindsay ◽  
K. Henson ◽  
W. Vandervorst ◽  
K. Maex ◽  
B. J. Pawlak ◽  
...  

2013 ◽  
Vol 2 (5) ◽  
pp. P195-P204 ◽  
Author(s):  
Masahiro Yoshimoto ◽  
Masashi Okutani ◽  
Gota Murai ◽  
Shuji Tagawa ◽  
Hiroki Saikusa ◽  
...  

Author(s):  
Mark Law ◽  
Renata Camillo-Castillo ◽  
Lance Robertson ◽  
Kevin Jones

Sign in / Sign up

Export Citation Format

Share Document