Error-correction and crosstalk avoidance in DSM busses

Proceedings of the 2003 international workshop on System-level interconnect prediction - SLIP '03 ◽

10.1145/639929.639933 ◽

2003 ◽

Cited By ~ 8

Author(s):

Ketan N. Patel ◽

Igor L. Markov

Keyword(s):

Error Correction ◽

Crosstalk Avoidance

Download Full-text

Error-correction and crosstalk avoidance in DSM busses

IEEE Transactions on Very Large Scale Integration (VLSI) Systems ◽

10.1109/tvlsi.2004.827565 ◽

2004 ◽

Vol 12 (10) ◽

pp. 1076-1080 ◽

Cited By ~ 45

Author(s):

K.N. Patel ◽

I.L. Markov

Keyword(s):

Error Correction ◽

Crosstalk Avoidance

Download Full-text

Design of a novel error correction coding with crosstalk avoidance for reliable on-chip interconnection link

International Journal of Computer Applications in Technology ◽

10.1504/ijcat.2014.059097 ◽

2014 ◽

Vol 49 (1) ◽

pp. 80 ◽

Cited By ~ 7

Author(s):

M. Maheswari ◽

G. Seetharaman

Keyword(s):

Error Correction ◽

Error Correction Coding ◽

On Chip ◽

Crosstalk Avoidance

Download Full-text

Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses

Designs Codes and Cryptography ◽

10.1007/s10623-015-0084-4 ◽

2015 ◽

Vol 77 (2-3) ◽

pp. 479-491 ◽

Cited By ~ 1

Author(s):

Yeow Meng Chee ◽

Charles J. Colbourn ◽

Alan Chi Hung Ling ◽

Hui Zhang ◽

Xiande Zhang

Keyword(s):

Low Power ◽

Error Correction ◽

Chip Data ◽

Data Buses ◽

On Chip ◽

Crosstalk Avoidance

Download Full-text

Enhanced Low Complex Double Error Correction Coding with Crosstalk Avoidance for Reliable On-Chip Interconnection Link

Journal of Electronic Testing ◽

10.1007/s10836-014-5465-5 ◽

2014 ◽

Vol 30 (4) ◽

pp. 387-400 ◽

Cited By ~ 4

Author(s):

M. Maheswari ◽

G. Seetharaman

Keyword(s):

Error Correction ◽

Error Correction Coding ◽

On Chip ◽

Low Complex ◽

Crosstalk Avoidance

Download Full-text

Code with Crosstalk Avoidance and Error Correction for Network on Chip Interconnects

2020 4th International Conference on Trends in Electronics and Informatics (ICOEI)(48184) ◽

10.1109/icoei48184.2020.9143002 ◽

2020 ◽

Author(s):

Kandala Anupama Satya Sai Lakshmi ◽

A.M Keerthi ◽

Kuruganti Madhu Sri ◽

M. Vinodhini

Keyword(s):

Error Correction ◽

Network On Chip ◽

On Chip ◽

Crosstalk Avoidance

Download Full-text

Joint Crosstalk-Avoidance and Error-Correction Coding for Parallel Data Buses

IEEE Transactions on Information Theory ◽

10.1109/tit.2018.2859405 ◽

2019 ◽

Vol 65 (3) ◽

pp. 1626-1638 ◽

Cited By ~ 1

Author(s):

Urs Niesen ◽

Shrinivas Kudekar

Keyword(s):

Error Correction ◽

Error Correction Coding ◽

Parallel Data ◽

Data Buses ◽

Crosstalk Avoidance

Download Full-text

Analysis and design of serial error correction code with crosstalk avoidance technique

2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE) ◽

10.1109/ccece.2017.7946606 ◽

2017 ◽

Author(s):

Ge Chen ◽

Saeid Nooshabadi

Keyword(s):

Error Correction ◽

Error Correction Code ◽

Analysis And Design ◽

Crosstalk Avoidance

Download Full-text

Design of Low power & Reliable Networks on Chip through joint crosstalk avoidance and forward error correction coding

2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems ◽

10.1109/dft.2006.22 ◽

2006 ◽

Cited By ~ 31

Author(s):

Partha Pande ◽

Amlan Ganguly ◽

Brett Feero ◽

Benjamin Belzer ◽

Cristian Grecu

Keyword(s):

Low Power ◽

Error Correction ◽

Forward Error Correction ◽

Error Correction Coding ◽

Networks On Chip ◽

On Chip ◽

Forward Error ◽

Crosstalk Avoidance

Download Full-text

Design of Low Power & Reliable Networks on Chip Through Joint Crosstalk Avoidance and Multiple Error Correction Coding

Journal of Electronic Testing ◽

10.1007/s10836-007-5035-1 ◽

2008 ◽

Vol 24 (1-3) ◽

pp. 67-81 ◽

Cited By ~ 34

Author(s):

Amlan Ganguly ◽

Partha Pratim Pande ◽

Benjamin Belzer ◽

Cristian Grecu

Keyword(s):

Low Power ◽

Error Correction ◽

Error Correction Coding ◽

Networks On Chip ◽

On Chip ◽

Multiple Error ◽

Crosstalk Avoidance

Download Full-text

Multi bit random and burst error correction code with crosstalk avoidance for reliable on chip interconnection links

Microprocessors and Microsystems ◽

10.1016/j.micpro.2013.03.001 ◽

2013 ◽

Vol 37 (4-5) ◽

pp. 420-429 ◽

Cited By ~ 10

Author(s):

M. Maheswari ◽

G. Seetharaman

Keyword(s):

Error Correction ◽

Error Correction Code ◽

Burst Error ◽

On Chip ◽

Crosstalk Avoidance

Download Full-text