Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0769517005

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Adaptive pipeline depth control for processor power-management

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors ◽

10.1109/iccd.2002.1106812 ◽

2003 ◽

Cited By ~ 18

Author(s):

A. Efthymiou ◽

J.D. Garside

Keyword(s):

Power Management ◽

Depth Control

Download Full-text

Impact of scaling on the effectiveness of dynamic power reduction schemes

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors ◽

10.1109/iccd.2002.1106798 ◽

2003 ◽

Cited By ~ 11

Author(s):

D. Duarte ◽

N. Vijaykrishnan ◽

M.J. Irwin ◽

H.-S. Kim ◽

G. McFarland

Keyword(s):

Power Reduction ◽

Dynamic Power

Download Full-text

Methodologies and tools for pipelined on-chip interconnect

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors ◽

10.1109/iccd.2002.1106763 ◽

2003 ◽

Cited By ~ 13

Author(s):

L. Scheffer

Keyword(s):

On Chip

Download Full-text

A new architecture for signed radix-2/sup m/ pure array multipliers

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors ◽

10.1109/iccd.2002.1106756 ◽

2003 ◽

Cited By ~ 6

Author(s):

E. Costa ◽

S. Bampi ◽

J. Monteiro

Keyword(s):

Array Multipliers

Download Full-text

Accelerated SAT-based scheduling of control/data flow graphs

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors ◽

10.1109/iccd.2002.1106801 ◽

2003 ◽

Cited By ~ 7

Author(s):

S.O. Memik ◽

F. Fallah

Keyword(s):

Data Flow ◽

Control Data ◽

Data Flow Graphs ◽

Flow Graphs

Download Full-text

Low power design methodologies for mobile communication

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors ◽

10.1109/iccd.2002.1106739 ◽

2003 ◽

Cited By ~ 11

Author(s):

R. Kakerow

Keyword(s):

Low Power ◽

Mobile Communication ◽

Low Power Design ◽

Design Methodologies

Download Full-text

Performance enhancements to the Active Memory System

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors ◽

10.1109/iccd.2002.1106778 ◽

2003 ◽

Author(s):

Witawas Srisa-an ◽

C.-T.D. Lo ◽

J.M. Chang

Keyword(s):

Memory System ◽

Active Memory

Download Full-text

Efficient PEEC-based inductance extraction using circuit-aware techniques

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors ◽

10.1109/iccd.2002.1106808 ◽

2003 ◽

Cited By ~ 1

Author(s):

H. Hu ◽

S.S. Sapatnekar

Keyword(s):

Inductance Extraction

Download Full-text

Media processing applications on the Imagine stream processor

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors ◽

10.1109/iccd.2002.1106785 ◽

2003 ◽

Cited By ~ 32

Author(s):

J.D. Owens ◽

S. Rixner ◽

U.J. Kapasi ◽

P. Mattson ◽

B. Towles ◽

...

Keyword(s):

Media Processing ◽

Stream Processor

Download Full-text

Power analysis of bipartition and dual-encoding architecture for pipelined circuits

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors ◽

10.1109/iccd.2002.1106790 ◽

2003 ◽

Author(s):

Shanq-Jang Ruan ◽

Chia-Lin Ho ◽

E. Naroska ◽

Feipei Lai

Keyword(s):

Power Analysis ◽

Pipelined Circuits

Download Full-text

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and ProcessorsLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Adaptive pipeline depth control for processor power-management

Impact of scaling on the effectiveness of dynamic power reduction schemes

Methodologies and tools for pipelined on-chip interconnect

A new architecture for signed radix-2/sup m/ pure array multipliers

Accelerated SAT-based scheduling of control/data flow graphs

Low power design methodologies for mobile communication

Performance enhancements to the Active Memory System

Efficient PEEC-based inductance extraction using circuit-aware techniques

Media processing applications on the Imagine stream processor

Power analysis of bipartition and dual-encoding architecture for pipelined circuits

Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors
Latest Publications