scholarly journals Simultaneous depth and area minimization in LUT-based FPGA mapping

Author(s):  
Jason Cong ◽  
Yean-Yow Hwang
Keyword(s):  
Omega ◽  
2018 ◽  
Vol 80 ◽  
pp. 22-30 ◽  
Author(s):  
Lijun Wei ◽  
Wenbin Zhu ◽  
Andrew Lim ◽  
Qiang Liu ◽  
Xin Chen

1994 ◽  
Vol 40 (10-12) ◽  
pp. 821-824 ◽  
Author(s):  
H. Mecha ◽  
M. Fernández ◽  
R. Hermida ◽  
D. Mozos ◽  
K. Olcoz

The large amount imperative issue in present VLSI circuit proposes in the area and power reduction. This work proposes a new architecture which reduces an area efficiently.The reimbursement of adding a little latency, modified mutual bus as an essential element of the NoC structural design is explored. This architecture design reduces the charge of partisan a broad choice of design occurrence through specified throughput needs by minimizing the requirement of design entities in the architecture design of NoC road and rail network for the area minimization.


Algorithmica ◽  
1996 ◽  
Vol 15 (6) ◽  
pp. 550-571 ◽  
Author(s):  
Peichen Pan ◽  
Weiping Shi ◽  
C. L. Liu
Keyword(s):  

2012 ◽  
Vol 47 (3) ◽  
pp. 757-768 ◽  
Author(s):  
Chia-Hsiang Yang ◽  
Tsung-Han Yu ◽  
Dejan Markovic
Keyword(s):  
3Gpp Lte ◽  

Sign in / Sign up

Export Citation Format

Share Document