Development Of A Three-Dimensional Circuit Integration Technology And Computer Architecture

Author(s):  
R. D. Etchells ◽  
J. Grinberg ◽  
G. R. Nudd
2008 ◽  
Vol 1112 ◽  
Author(s):  
Craig Lewis Keast ◽  
Brian Aull ◽  
James Burns ◽  
Chenson Chen ◽  
Jeff Knecht ◽  
...  

AbstractWe have developed a three-dimensional (3D) circuit integration technology that exploits the advantages of silicon-on-insulator (SOI) technology to enable wafer-level stacking and micrometer-scale electrical interconnection of fully fabricated circuit wafers. This paper describes the 3D technology and discusses some of the advanced focal plane arrays that have been built using it.


2008 ◽  
pp. 393-411
Author(s):  
James Burns ◽  
Brian Aull ◽  
Robert Berger ◽  
Nisha Checka ◽  
Chang‐Lee Chen ◽  
...  

2020 ◽  
Vol 200 ◽  
pp. 1038-1045
Author(s):  
Jiamin Chen ◽  
Yuya Sakuraba ◽  
Kay Yakushiji ◽  
Yuichi Kurashima ◽  
Naoya Watanabe ◽  
...  

Author(s):  
James Burns ◽  
Brian Aull ◽  
Robert Berger ◽  
Nisha Checka ◽  
Chang-Lee Chen ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document