A built-in self-test circuit with timing margin test function in a 1 Gbit synchronous DRAM
Keyword(s):
2013 ◽
Vol 7
(6)
◽
pp. 181-190
◽