Low-Power High-Performance Asymmetrical Double-Gate Circuits Using Back-Gate-Controlled Wide-Tunable-Range Diode Voltage

Keunwoo Kim;  Ching-Te Chuang; J.B. Kuang; H.C. Ngo; K.J. Nowka

doi:10.1109/ted.2007.902693

Low-Power High-Performance Asymmetrical Double-Gate Circuits Using Back-Gate-Controlled Wide-Tunable-Range Diode Voltage

IEEE Transactions on Electron Devices ◽

10.1109/ted.2007.902693 ◽

2007 ◽

Vol 54 (9) ◽

pp. 2263-2268 ◽

Cited By ~ 3

Author(s):

Keunwoo Kim ◽

Ching-Te Chuang ◽

J.B. Kuang ◽

H.C. Ngo ◽

K.J. Nowka

Keyword(s):

Low Power ◽

High Performance ◽

Double Gate ◽

Back Gate ◽

Tunable Range ◽

Diode Voltage

Download Full-text

Back-Gate Controlled Wide Tunable Range Diode Voltage in Asymmetrical Double-Gate Devices

2006 IEEE international SOI Conferencee Proceedings ◽

10.1109/soi.2006.284481 ◽

2006 ◽

Author(s):

Keunwoo Kim ◽

Ching-te Chuang ◽

Jente Kuang ◽

Hung Ngo ◽

Kevin Nowka

Keyword(s):

Double Gate ◽

Back Gate ◽

Tunable Range ◽

Diode Voltage

Download Full-text

Double-gate fully-depleted SOI transistors for low-power high-performance nano-scale circuit design

ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581) ◽

10.1145/383082.383136 ◽

2001 ◽

Cited By ~ 7

Author(s):

Rongtian Zhang ◽

Kaushik Roy ◽

David Janes

Keyword(s):

Low Power ◽

Circuit Design ◽

High Performance ◽

Double Gate ◽

Fully Depleted ◽

Nano Scale

Download Full-text

Double-gate SOI devices for low-power and high-performance applications

19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06) ◽

10.1109/vlsid.2006.74 ◽

2006 ◽

Cited By ~ 6

Author(s):

K. Roy ◽

H. Mahmoodi ◽

S. Mukhopadhyay ◽

H. Ananthan ◽

A. Bansal ◽

...

Keyword(s):

Low Power ◽

High Performance ◽

Double Gate ◽

Soi Devices

Download Full-text

Novel high-density low-power high-performance double-gate logic techniques

2004 IEEE International SOI Conference (IEEE Cat No 04CH37573) SOI-04 ◽

10.1109/soi.2004.1391583 ◽

2005 ◽

Cited By ~ 6

Author(s):

Meng-Hsueh Chiang ◽

Keunwoo Kim ◽

C. Tretz ◽

Ching-Te Chuang

Keyword(s):

Low Power ◽

High Performance ◽

High Density ◽

Double Gate

Download Full-text

Double-gate SOI devices for low-power and high-performance applications

ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005. ◽

10.1109/iccad.2005.1560067 ◽

2005 ◽

Cited By ~ 14

Author(s):

K. Roy ◽

H. Mahmoodi ◽

S. Mukhopadhyay ◽

H. Ananthan ◽

A. Bansal ◽

...

Keyword(s):

Low Power ◽

High Performance ◽

Double Gate ◽

Soi Devices

Download Full-text

High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs

2004 IEEE International SOI Conference (IEEE Cat No 04CH37573) SOI-04 ◽

10.1109/soi.2004.1391558 ◽

2005 ◽

Cited By ~ 19

Author(s):

H. Mahmoodi ◽

S. Mukhopadhyay ◽

K. Roy

Keyword(s):

Low Power ◽

High Performance ◽

Double Gate ◽

Domino Logic ◽

Gate Control ◽

Independent Gate

Download Full-text

Low-power high-performance double-gate fully depleted SOI circuit design

IEEE Transactions on Electron Devices ◽

10.1109/16.998595 ◽

2002 ◽

Vol 49 (5) ◽

pp. 852-862 ◽

Cited By ~ 22

Author(s):

Rongtian Zhang ◽

K. Roy

Keyword(s):

Low Power ◽

Circuit Design ◽

High Performance ◽

Double Gate ◽

Fully Depleted

Download Full-text

Double gate dynamic threshold voltage (DGDT) SOI MOSFETs for low power high performance designs

1997 IEEE International SOI Conference Proceedings ◽

10.1109/soi.1997.634943 ◽

2002 ◽

Cited By ~ 12

Author(s):

Liqiong Wei ◽

Zhanping Chen ◽

K. Roy

Keyword(s):

Low Power ◽

Threshold Voltage ◽

High Performance ◽

Dynamic Threshold ◽

Double Gate

Download Full-text

Design high performance and low power 10T full adder cell using double gate MOSFET at 45nm technology

2013 International Conference on Control, Computing, Communication and Materials (ICCCCM) ◽

10.1109/iccccm.2013.6648903 ◽

2013 ◽

Cited By ~ 3

Author(s):

Anuj Kumar Shrivastava ◽

Shyam Akashe

Keyword(s):

Low Power ◽

High Performance ◽

Full Adder ◽

Double Gate ◽

Double Gate Mosfet

Download Full-text

A Double-Gate Tunneling Field-Effect Transistor with Silicon-Germanium Source for High-Performance, Low Standby Power, and Low Power Technology Applications

10.7567/ssdm.2007.b-9-5 ◽

2007 ◽

Author(s):

Eng-Huat Toh ◽

Grace Huiqi Wang ◽

Lap Chan ◽

Dennis Sylvester ◽

Chun-Huat Heng ◽

...

Keyword(s):

Low Power ◽

Silicon Germanium ◽

Field Effect ◽

High Performance ◽

Field Effect Transistor ◽

Double Gate ◽

Technology Applications ◽

Standby Power ◽

Effect Transistor ◽

Gate Tunneling

Download Full-text