Verification of Register Transfer Level Low Power Transformations

2011 ◽  
Author(s):  
C. Karfa ◽  
C. Mandal ◽  
D. Sarkar
Keyword(s):  
Low Power ◽  
Register Transfer Level ◽  
Register Transfer ◽  
Power Transformations

Improved Baugh Wooley Multiplier Using Cadence Register Transfer Level Logic for Power Consumption

2017 ◽  
Vol 14 (1) ◽  
pp. 277-283
Author(s):  
V Rajmohan ◽  
O. Uma Maheswari
Keyword(s):  
Power Consumption ◽  
Low Power ◽  
Vlsi Design ◽  
Register Transfer Level ◽  
Low Power Consumption ◽  
Power Efficient ◽  
Practical Applications ◽  
Efficient Process ◽  
Array Multiplier ◽  
Register Transfer

In modern days of VLSI design, speedy operations and low-power consumption is a key requirement for any circuits. When it comes to multipliers, the power efficient multiplier plays an important role. The main aim of this work is to develop the system with faster and less power multiplier for an efficient process by using Baugh-Wooley multipliers. The optimized Baugh-Wooley multiplier consumes least power, area and produces less delay. The proposed architecture is 193× times faster than Conventional array multiplier in the practical applications and 213× times faster than a conventional Baugh-Wooley multiplier. The Improved Baugh-Wooley multiplier consumes the power of 09.02 mW and area of 52426 μm2.

Sign in / Sign up

Export Citation Format

Share Document