Vertical SCR structure for on-chip ESD protection in nanoscale CMOS technology

Author(s):  
Chun-Yu Lin ◽  
Pin-Hsin Chang ◽  
Rong-Kun Chang ◽  
Ming-Dou Ker ◽  
Wen-Tai Wang
2004 ◽  
Vol 35 (1) ◽  
pp. 404
Author(s):  
Ming-Dou Ker ◽  
Shih-Hung Chen ◽  
Tang-Kui Tseng

2017 ◽  
Vol 14 (13) ◽  
pp. 20170570-20170570 ◽  
Author(s):  
Chun-Yu Lin ◽  
Meng-Ting Lin

Sign in / Sign up

Export Citation Format

Share Document