Synthesis of multi-level combinational circuits for complete robust path delay fault testability

Author(s):  
N.H. Jha ◽  
I. Pomeranz ◽  
S.M. Reddy ◽  
R.I. Miller
Sign in / Sign up

Export Citation Format

Share Document