ETA: experience with an Intel/spl reg/ Xeon/spl trade/ processor as a packet processing engine

Author(s):  
G. Regnier ◽  
D. Minturn ◽  
G. McAlpine ◽  
V. Saletore ◽  
A. Foong
2007 ◽  
Vol 31 (3) ◽  
pp. 188-199 ◽  
Author(s):  
K. Vlachos ◽  
T. Orphanoudakis ◽  
Y. Papaeftathiou ◽  
N. Nikolaou ◽  
D. Pnevmatikatos ◽  
...  

IEEE Micro ◽  
2004 ◽  
Vol 24 (1) ◽  
pp. 24-31 ◽  
Author(s):  
G. Regnier ◽  
D. Minturn ◽  
G. McAlpine ◽  
V.A. Saletore ◽  
A. Foong

Sign in / Sign up

Export Citation Format

Share Document