Application Specific Network-on-Chip Design with Guaranteed Quality Approximation Algorithms

2007 Asia and South Pacific Design Automation Conference ◽

10.1109/aspdac.2007.357983 ◽

2007 ◽

Cited By ~ 15

Author(s):

Krishnan Srinivasan ◽

Karam S. Chatha ◽

Goran Konjevod

Keyword(s):

Approximation Algorithms ◽

Network On Chip ◽

Chip Design ◽

Guaranteed Quality ◽

On Chip ◽

Application Specific

Download Full-text

Application-specific 3D Network-on-Chip design using simulated allocation

2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC) ◽

10.1109/aspdac.2010.5419830 ◽

2010 ◽

Cited By ~ 4

Author(s):

Pingqiang Zhou ◽

Ping-Hung Yuh ◽

Sachin S. Sapatnekar

Keyword(s):

Network On Chip ◽

Chip Design ◽

3D Network ◽

On Chip ◽

Application Specific

Download Full-text

Fault-Tolerant Application-Specific Network-on-Chip Design using Discrete Particle Swarm Optimization

2019 14th Conference on Industrial and Information Systems (ICIIS) ◽

10.1109/iciis47346.2019.9063339 ◽

2019 ◽

Author(s):

P. Veda Bhanu ◽

J. Soumya

Keyword(s):

Particle Swarm Optimization ◽

Fault Tolerant ◽

Particle Swarm ◽

Network On Chip ◽

Discrete Particle Swarm Optimization ◽

Chip Design ◽

Swarm Optimization ◽

Discrete Particle ◽

On Chip ◽

Application Specific

Download Full-text

Low Power Low Latency Floorplan‐aware Path Synthesis in Application-Specific Network-on-Chip Design

Integration ◽

10.1016/j.vlsi.2017.02.010 ◽

2017 ◽

Vol 58 ◽

pp. 167-188 ◽

Cited By ~ 2

Author(s):

Priyajit Mukherjee ◽

Santanu Chattopadhyay

Keyword(s):

Low Power ◽

Network On Chip ◽

Low Latency ◽

Chip Design ◽

On Chip ◽

Path Synthesis ◽

Application Specific

Download Full-text

Voltage island-driven power optimization for application specific network-on-chip design

Proceedings of the great lakes symposium on VLSI - GLSVLSI '12 ◽

10.1145/2206781.2206823 ◽

2012 ◽

Cited By ~ 4

Author(s):

Kan Wang ◽

Sheqin Dong ◽

Satoshi Goto

Keyword(s):

Power Optimization ◽

Network On Chip ◽

Chip Design ◽

On Chip ◽

Application Specific

Download Full-text

FILA: Fault-Model for Interconnection Links in Application-Specific Network-on-Chip Design

2020 IEEE International Symposium on Circuits and Systems (ISCAS) ◽

10.1109/iscas45731.2020.9181268 ◽

2020 ◽

Author(s):

P. Veda Bhanu ◽

Chetan Vudadha ◽

J. Soumya

Keyword(s):

Fault Model ◽

Network On Chip ◽

Chip Design ◽

On Chip ◽

Application Specific

Download Full-text

Application-specific topology generation algorithms for network-on-chip design

IET Computers & Digital Techniques ◽

10.1049/iet-cdt.2011.0080 ◽

2012 ◽

Vol 6 (5) ◽

pp. 318-333 ◽

Cited By ~ 20

Author(s):

S. Tosun ◽

S. Ozdemir ◽

Y. Ar

Keyword(s):

Network On Chip ◽

Chip Design ◽

Topology Generation ◽

On Chip ◽

Application Specific

Download Full-text

Application-Specific Heterogeneous Network-on-Chip Design

The Computer Journal ◽

10.1093/comjnl/bxt011 ◽

2013 ◽

Vol 57 (8) ◽

pp. 1117-1131 ◽

Cited By ~ 2

Author(s):

D. Demirbas ◽

I. Akturk ◽

O. Ozturk ◽

U. Gudukbay

Keyword(s):

Heterogeneous Network ◽

Network On Chip ◽

Chip Design ◽

On Chip ◽

Application Specific

Download Full-text

Fault-tolerant application specific Network-on-Chip design

2017 7th International Symposium on Embedded Computing and System Design (ISED) ◽

10.1109/ised.2017.8303920 ◽

2017 ◽

Cited By ~ 2

Author(s):

Parth Shah ◽

Abhishek Kanniganti ◽

J Soumya

Keyword(s):

Fault Tolerant ◽

Network On Chip ◽

Chip Design ◽

On Chip ◽

Application Specific

Download Full-text

Artificial Bee Colony Based Mapping for Application Specific Network-on-Chip Design

Lecture Notes in Computer Science - Advances in Swarm Intelligence ◽

10.1007/978-3-642-21515-5_34 ◽

2011 ◽

pp. 285-292 ◽

Cited By ~ 3

Author(s):

Zhi Deng ◽

Huaxi Gu ◽

Haizhou Feng ◽

Baojian Shu

Keyword(s):

Artificial Bee Colony ◽

Network On Chip ◽

Chip Design ◽

Bee Colony ◽

On Chip ◽

Application Specific

Download Full-text

Application-Specific Routing Algorithms for Low Power Network on Chip Design

Low Power Networks-on-Chip ◽

10.1007/978-1-4419-6911-8_5 ◽

2010 ◽

pp. 113-150 ◽

Cited By ~ 2

Author(s):

Maurizio Palesi ◽

Rickard Holsmark ◽

Shashi Kumar ◽

Vincenzo Catania

Keyword(s):

Low Power ◽

Network On Chip ◽

Routing Algorithms ◽

Power Network ◽

Chip Design ◽

On Chip ◽

Application Specific

Download Full-text