Supply and threshold voltage scaling for low power CMOS

1997 ◽  
Vol 32 (8) ◽  
pp. 1210-1216 ◽  
Author(s):  
R. Gonzalez ◽  
B.M. Gordon ◽  
M.A. Horowitz
Keyword(s):  
Low Power ◽  
Threshold Voltage ◽  
Voltage Scaling ◽  
Low Power Cmos

An Ultra Low-Voltage Ultra Low-Power CMOS Threshold Voltage Reference

2007 ◽  
Vol E90-C (10) ◽  
pp. 2044-2050 ◽  
Author(s):  
L. H.C. FERREIRA ◽  
T. C. PIMENTA ◽  
R. L. MORENO
Keyword(s):  
Low Power ◽  
Threshold Voltage ◽  
Low Voltage ◽  
Voltage Reference ◽  
Ultra Low Power ◽  
Low Power Cmos

A simple voltage scaling formula for low-power CMOS circuits

1999 ◽  
Vol 46 (4) ◽  
pp. 803-805
Author(s):  
Dee-Gwan Kang ◽  
Young June Park ◽  
Hong Shick Min
Keyword(s):  
Low Power ◽  
Voltage Scaling ◽  
Cmos Circuits ◽  
Low Power Cmos

scholarly journals AN OPTIMIZATION-BASED MULTIPLE-VOLTAGE SCALING TECHNIQUE FOR LOW-POWER CMOS DIGITAL DESIGN

2002 ◽  
Vol 11 (04) ◽  
pp. 365-375 ◽  
Author(s):  
YI-JONG YEH ◽  
SY-YEN KUO
Keyword(s):  
Low Power ◽  
Voltage Scaling ◽  
Path Selection ◽  
Digital Design ◽  
Selection Algorithm ◽  
Scaling Technique ◽  
Low Power Cmos ◽  
Optimal Values ◽  
Supply Voltages ◽  
Multiple Supply Voltages

In this paper, we propose a voltage scaling technique with multiple supply voltages for low-power designs. We adopt the path sensitization technique and release the clustering constraint used by the previous works. Our technique first operates the gates with the lowest feasible supply voltages and then uses an existing path selection algorithm for optimization. Experiments are conducted on all ISCAS85 benchmarks and the results show that significant power can be further reduced by our technique in comparison with the previous works. Furthermore, the results generated by our technique are close to the optimal values.

Sign in / Sign up

Export Citation Format

Share Document