multiple supply voltages
Recently Published Documents


TOTAL DOCUMENTS

51
(FIVE YEARS 0)

H-INDEX

10
(FIVE YEARS 0)

now a day’s, the demand for SoC based systems increasing. In SoC environment, multiple supply voltages are required because various subsystems of the system operate with different supply voltages. The communication between these systems is difficult and increases power consumption. The solution to this problem is to use a Voltage level translator/shifter between them. In this paper, a low power voltage level translator using power gating is proposed. By using this translator bidirectional voltage translator is implemented. In bidirectional voltage level translator, the data is translation between core logic and pad drivers and vice versa is possible with reduced power consumption and delay. In this paper, the power consumption reduces from 104uw to 6.25 pw at Vdd 1.8V. Delay is reduced from 19ns to 0.2 ns.


Author(s):  
Inna P.-Vaisband ◽  
Renatas Jakushokas ◽  
Mikhail Popovich ◽  
Andrey V. Mezhiba ◽  
Selçuk Köse ◽  
...  

VLSI Design ◽  
2013 ◽  
Vol 2013 ◽  
pp. 1-12
Author(s):  
Tai-Hsuan Wu ◽  
Azadeh Davoodi ◽  
Jeffrey T. Linderoth

This work presents a method for global routing (GR) to minimize power associated with global nets. We consider routing in designs with multiple supply voltages. Level converters are added to nets that connect driver cells to sink cells of higher supply voltage and are modeled as additional terminals of the nets during GR. Given an initial GR solution obtained with the objective of minimizing wirelength, we propose a GR method to detour nets to further save the power of global nets. When detouring routes via this procedure, overflow is not increased, and the increase in wirelength is bounded. The power saving opportunities include (1) reducing the area capacitance of the routes by detouring from the higher metal layers to the lower ones, (2) reducing the coupling capacitance between adjacent routes by distributing the congestion, and (3) considering different power weights for each segment of a routed net with level converters (to capture its corresponding supply voltage and activity factor). We present a mathematical formulation to capture these power saving opportunities and solve it using integer programming techniques. In our simulations, we show considerable saving in a power metric for GR, without any wirelength degradation.


Sign in / Sign up

Export Citation Format

Share Document