Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By Springer Berlin Heidelberg

9783540651918, 9783540495192

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Symbolic Simulation: An ACL2 Approach

Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science ◽

10.1007/3-540-49519-3_22 ◽

1998 ◽

pp. 334-350 ◽

Cited By ~ 16

Author(s):

J. Strother Moore

Keyword(s):

Symbolic Simulation

Download Full-text

PV: An Explicit Enumeration Model-Checker

Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science ◽

10.1007/3-540-49519-3_35 ◽

1998 ◽

pp. 523-528 ◽

Cited By ~ 1

Author(s):

Ratan Nalumasu ◽

Ganesh Gopalakrishnan

Keyword(s):

Model Checker ◽

Explicit Enumeration

Download Full-text

A Timed Automaton-Based Method for Accurate Computation of Circuit Delay in the Presence of Cross-Talk

Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science ◽

10.1007/3-540-49519-3_11 ◽

1998 ◽

pp. 149-166 ◽

Cited By ~ 4

Author(s):

S. Ta§iran ◽

S. P. Khatri ◽

S. Yovine ◽

R. K. Brayton ◽

A. Sangiovanni-Vincentelli

Keyword(s):

Cross Talk ◽

Circuit Delay ◽

Accurate Computation ◽

Timed Automaton

Download Full-text

Alexandria: A Tool for Hierarchical Verification

Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science ◽

10.1007/3-540-49519-3_34 ◽

1998 ◽

pp. 515-522

Author(s):

Annette Bunker ◽

Trent N. Larson ◽

Michael D. Jones ◽

Phillip J. Windley

Keyword(s):

Hierarchical Verification

Download Full-text

Reducing Manual Abstraction in Formal Verification of Out- of- Order Execution

Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science ◽

10.1007/3-540-49519-3_2 ◽

1998 ◽

pp. 2-17 ◽

Cited By ~ 10

Author(s):

Robert B. Jones ◽

Jens U. SkakkebÆk ◽

David L. Dill

Keyword(s):

Formal Verification ◽

Order Execution

Download Full-text

BDDNOW: A Parallel BDD Package

Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science ◽

10.1007/3-540-49519-3_32 ◽

1998 ◽

pp. 501-507 ◽

Cited By ~ 18

Author(s):

Kim Milvang-Jensen ◽

Alan J. Hu

Download Full-text

Techniques for Implicit State Enumeration of EFSMs

Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science ◽

10.1007/3-540-49519-3_30 ◽

1998 ◽

pp. 469-481 ◽

Cited By ~ 4

Author(s):

James H. Kukula ◽

Thomas R. Shiple ◽

Adnan Aziz

Keyword(s):

State Enumeration

Download Full-text

Model Checking VHDL with CV

Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science ◽

10.1007/3-540-49519-3_33 ◽

1998 ◽

pp. 508-514 ◽

Cited By ~ 4

Author(s):

David Déharbe ◽

Subash Shankar ◽

Edmund M. Clarke

Keyword(s):

Model Checking

Download Full-text

Using MTBDDs for Composition and Model Checking of Real-Time Systems

Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science ◽

10.1007/3-540-49519-3_13 ◽

1998 ◽

pp. 185-202 ◽

Cited By ~ 4

Author(s):

Jürgen Ruf ◽

Thomas Kropf

Keyword(s):

Model Checking ◽

Real Time ◽

Real Time Systems ◽

Time Systems

Download Full-text

Maximum Time Separation of Events in Cyclic Systems with Linear and Latest Timing Constraints

Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science ◽

10.1007/3-540-49519-3_12 ◽

1998 ◽

pp. 167-184 ◽

Cited By ~ 3

Author(s):

Fen Jin ◽

Henrik Hulgaard ◽

Eduard Cerny

Keyword(s):

Timing Constraints ◽

Time Separation ◽

Maximum Time ◽

Cyclic Systems

Download Full-text

Formal Methods in Computer-Aided Design - Lecture Notes in Computer ScienceLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By Springer Berlin Heidelberg

Symbolic Simulation: An ACL2 Approach

PV: An Explicit Enumeration Model-Checker

A Timed Automaton-Based Method for Accurate Computation of Circuit Delay in the Presence of Cross-Talk

Alexandria: A Tool for Hierarchical Verification

Reducing Manual Abstraction in Formal Verification of Out- of- Order Execution

BDDNOW: A Parallel BDD Package

Techniques for Implicit State Enumeration of EFSMs

Model Checking VHDL with CV

Using MTBDDs for Composition and Model Checking of Real-Time Systems

Maximum Time Separation of Events in Cyclic Systems with Linear and Latest Timing Constraints

Formal Methods in Computer-Aided Design - Lecture Notes in Computer Science
Latest Publications