Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

076951605x

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02 ◽

10.1109/isca.2002.1003567 ◽

2003 ◽

Cited By ~ 52

Author(s):

M. Prvulovic ◽

Zheng Zhang ◽

J. Torrellas

Keyword(s):

Shared Memory ◽

Cost Effective ◽

Rollback Recovery ◽

Shared Memory Multiprocessors ◽

Architectural Support

Download Full-text

The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02 ◽

10.1109/isca.2002.1003558 ◽

2003 ◽

Cited By ~ 73

Author(s):

M.S. Hrishikesh ◽

N.P. Jouppi ◽

K.I. Farkas ◽

D. Burger ◽

S.W. Keckler ◽

...

Keyword(s):

Pipeline Stage

Download Full-text

Tarantula: a vector extension to the alpha architecture

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02 ◽

10.1109/isca.2002.1003586 ◽

2003 ◽

Cited By ~ 15

Author(s):

R. Espasa ◽

F. Ardanaz ◽

J. Emer ◽

S. Felix ◽

J. Gago ◽

...

Download Full-text

Using a user-level memory thread for correlation prefetching

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02 ◽

10.1109/isca.2002.1003576 ◽

2003 ◽

Cited By ~ 60

Author(s):

Y. Solihin ◽

Jaejin Lee ◽

J. Torrellas

Download Full-text

Queue pair IP: a hybrid architecture for system area networks

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02 ◽

10.1109/isca.2002.1003583 ◽

2003 ◽

Cited By ~ 6

Author(s):

P. Buonadonna ◽

D. Culler

Keyword(s):

Hybrid Architecture ◽

System Area Networks

Download Full-text

Timekeeping in the memory system: predicting and optimizing memory behavior

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02 ◽

10.1109/isca.2002.1003579 ◽

2003 ◽

Cited By ~ 10

Author(s):

Zhigang Hu ◽

S. Kaxiras ◽

M. Martonosi

Keyword(s):

Memory System

Download Full-text

Going the distance for TLB prefetching: an application-driven study

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02 ◽

10.1109/isca.2002.1003578 ◽

2003 ◽

Cited By ~ 22

Author(s):

G.B. Kandiraju ◽

A. Sivasubramaniam

Download Full-text

Transient-fault recovery using simultaneous multithreading

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02 ◽

10.1109/isca.2002.1003565 ◽

2003 ◽

Cited By ~ 135

Author(s):

T.N. Vijaykumar ◽

I. Pomeranz ◽

K. Cheng

Keyword(s):

Simultaneous Multithreading ◽

Fault Recovery ◽

Transient Fault

Download Full-text

The optimum pipeline depth for a microprocessor

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02 ◽

10.1109/isca.2002.1003557 ◽

2003 ◽

Cited By ~ 42

Author(s):

A. Hartstein ◽

T.R. Puzak

Download Full-text

SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02 ◽

10.1109/isca.2002.1003568 ◽

2003 ◽

Cited By ~ 63

Author(s):

D.J. Sorin ◽

M.M.K. Martin ◽

M.D. Hill ◽

D.A. Wood

Keyword(s):

Shared Memory ◽

Shared Memory Multiprocessors ◽

Checkpoint Recovery

Download Full-text

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors

The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays

Tarantula: a vector extension to the alpha architecture

Using a user-level memory thread for correlation prefetching

Queue pair IP: a hybrid architecture for system area networks

Timekeeping in the memory system: predicting and optimizing memory behavior

Going the distance for TLB prefetching: an application-driven study

Transient-fault recovery using simultaneous multithreading

The optimum pipeline depth for a microprocessor

SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery

Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02
Latest Publications