2014 15th International Microprocessor Test and Verification Workshop
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781467368582

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A Random Instruction Sequence Generator for ARM Based Systems

2014 15th International Microprocessor Test and Verification Workshop ◽

10.1109/mtv.2014.20 ◽

2014 ◽

Cited By ~ 1

Author(s):

Shajid Thiruvathodi ◽

Deepak Yeggina

Keyword(s):

Sequence Generator ◽

Instruction Sequence

Download Full-text

[Front cover]

2014 15th International Microprocessor Test and Verification Workshop ◽

10.1109/mtv.2014.32 ◽

2014 ◽

Keyword(s):

Front Cover

Download Full-text

Automatic UVM Environment Generation for Assertion-Based and Functional Verification of SystemC Designs

2014 15th International Microprocessor Test and Verification Workshop ◽

10.1109/mtv.2014.10 ◽

2014 ◽

Cited By ~ 4

Author(s):

Michael Mefenza ◽

Franck Yonga ◽

Christophe Bobda

Keyword(s):

Functional Verification

Download Full-text

2014 15th International Microprocessor Test and Verification Workshop ◽

10.1109/mtv.2014.7 ◽

2014 ◽

Download Full-text

Acknowledgment

2014 15th International Microprocessor Test and Verification Workshop ◽

10.1109/mtv.2014.6 ◽

2014 ◽

Download Full-text

[Title page i]

2014 15th International Microprocessor Test and Verification Workshop ◽

10.1109/mtv.2014.1 ◽

2014 ◽

Keyword(s):

Title Page

Download Full-text

Synthesizable Memory Models for Virtual Prototyping

2014 15th International Microprocessor Test and Verification Workshop ◽

10.1109/mtv.2014.17 ◽

2014 ◽

Author(s):

Parikshit Pritam Dhodapkar

Keyword(s):

Virtual Prototyping ◽

Memory Models

Download Full-text

Using Formal Verification of Parameterized Systems in RAW Hazard Analysis in Microprocessors

2014 15th International Microprocessor Test and Verification Workshop ◽

10.1109/mtv.2014.21 ◽

2014 ◽

Cited By ~ 4

Author(s):

Luka Charvat ◽

Ales Smrcka ◽

Toma Vojnar

Keyword(s):

Formal Verification ◽

Hazard Analysis ◽

Parameterized Systems

Download Full-text

System Verilog Assertion Debugging Based on Visualization, Simulation Results, and Mutation

2014 15th International Microprocessor Test and Verification Workshop ◽

10.1109/mtv.2014.23 ◽

2014 ◽

Cited By ~ 2

Author(s):

Moaz Mostafa ◽

Mona Safar ◽

M. Watheq El-Kharashi ◽

Mohamed Dessouky

Keyword(s):

Simulation Results ◽

Visualization Simulation

Download Full-text

FIES: A Fault Injection Framework for the Evaluation of Self-Tests for COTS-Based Safety-Critical Systems

2014 15th International Microprocessor Test and Verification Workshop ◽

10.1109/mtv.2014.27 ◽

2014 ◽

Cited By ~ 4

Author(s):

Andrea Holler ◽

Gerhard Schonfelder ◽

Nermin Kajtazovic ◽

Tobias Rauter ◽

Christian Kreiner

Keyword(s):

Fault Injection ◽

Critical Systems ◽

Safety Critical ◽

Safety Critical Systems

Download Full-text

2014 15th International Microprocessor Test and Verification Workshop
Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A Random Instruction Sequence Generator for ARM Based Systems

[Front cover]

Automatic UVM Environment Generation for Assertion-Based and Functional Verification of SystemC Designs

Table of contents

Acknowledgment

[Title page i]

Synthesizable Memory Models for Virtual Prototyping

Using Formal Verification of Parameterized Systems in RAW Hazard Analysis in Microprocessors

System Verilog Assertion Debugging Based on Visualization, Simulation Results, and Mutation

FIES: A Fault Injection Framework for the Evaluation of Self-Tests for COTS-Based Safety-Critical Systems

Export Citation Format

2014 15th International Microprocessor Test and Verification WorkshopLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A Random Instruction Sequence Generator for ARM Based Systems

[Front cover]

Automatic UVM Environment Generation for Assertion-Based and Functional Verification of SystemC Designs

Table of contents

Acknowledgment

[Title page i]

Synthesizable Memory Models for Virtual Prototyping

Using Formal Verification of Parameterized Systems in RAW Hazard Analysis in Microprocessors

System Verilog Assertion Debugging Based on Visualization, Simulation Results, and Mutation

FIES: A Fault Injection Framework for the Evaluation of Self-Tests for COTS-Based Safety-Critical Systems

2014 15th International Microprocessor Test and Verification Workshop
Latest Publications