2006 IEEE Workshop on Signal Processing Systems Design and Implementation

On-Line MSR-CORDIC VLSI Architecture with Applications to Cost-Efficient Rotation-Based Adaptive Filtering Systems

2006 IEEE Workshop on Signal Processing Systems Design and Implementation ◽

10.1109/sips.2006.352620 ◽

2006 ◽

Author(s):

Tzu-Hao Yu ◽

Chi-Li Yu ◽

Kai-Yuan Jheng ◽

An-Yeu Wu

Keyword(s):

Adaptive Filtering ◽

Vlsi Architecture ◽

On Line ◽

Cost Efficient

Download Full-text

Bit-Width Optimizations for High-Level Synthesis of Digital Signal Processing Systems

2006 IEEE Workshop on Signal Processing Systems Design and Implementation ◽

10.1109/sips.2006.352595 ◽

2006 ◽

Cited By ~ 1

Author(s):

Caaliph Andriamisaina ◽

Bertrand Le Gal ◽

Emmanuel Casseau

Keyword(s):

Signal Processing ◽

Digital Signal Processing ◽

Digital Signal ◽

High Level Synthesis ◽

Signal Processing Systems ◽

High Level

Download Full-text

A Robust Band-Tracking Packet Detector (BT-PD) in OFDM-Based Ultra-Wideband Systems

2006 IEEE Workshop on Signal Processing Systems Design and Implementation ◽

10.1109/sips.2006.352575 ◽

2006 ◽

Cited By ~ 1

Author(s):

Jyh-Ting Lai ◽

Chun-Yuan Chu ◽

An-Yeu Wu ◽

Wen-Chiang Chen

Keyword(s):

Ultra Wideband ◽

Wideband Systems

Download Full-text

An Examination of the Effect of Feature Size Scaling on Effective Power Consumption in Analog to Digital Converters

2006 IEEE Workshop on Signal Processing Systems Design and Implementation ◽

10.1109/sips.2006.352580 ◽

2006 ◽

Author(s):

Keith Boyle ◽

Sai Mohan Kilambi ◽

Rafal Dlugosz ◽

Kris Iniewski ◽

Vincent Gaudet

Keyword(s):

Power Consumption ◽

Analog To Digital Converters ◽

Feature Size ◽

Effective Power ◽

Analog To Digital ◽

Size Scaling

Download Full-text

SmartMIMO: Energy-Aware Adaptive MIMO-OFDM Radio Link Control for Wireless Local Area Networks

2006 IEEE Workshop on Signal Processing Systems Design and Implementation ◽

10.1109/sips.2006.352616 ◽

2006 ◽

Cited By ~ 2

Author(s):

Bruno Bougard ◽

Gregory Lenoir ◽

Antoine Dejonghe ◽

Liesbet Van der Perre ◽

Francky Catthoor ◽

...

Keyword(s):

Local Area Networks ◽

Local Area ◽

Wireless Local Area Networks ◽

Radio Link ◽

Energy Aware ◽

Mimo Ofdm ◽

Radio Link Control

Download Full-text

Configuration and Representation of Large-Scale Dataflow Graphs using the Dataflow Interchange Format

2006 IEEE Workshop on Signal Processing Systems Design and Implementation ◽

10.1109/sips.2006.352547 ◽

2006 ◽

Cited By ~ 2

Author(s):

Ivan Corretjer ◽

Chia-Jui Hsu ◽

Shuvra S. Bhattacharyya

Keyword(s):

Large Scale ◽

Dataflow Graphs ◽

Interchange Format

Download Full-text

EM-based Channel Estimation for Space Time Block Coded MIMO OFDM Systems

2006 IEEE Workshop on Signal Processing Systems Design and Implementation ◽

10.1109/sips.2006.352577 ◽

2006 ◽

Cited By ~ 3

Author(s):

Haideh M. Karkhanechi ◽

Bernard C. Levy

Keyword(s):

Channel Estimation ◽

Space Time ◽

Ofdm Systems ◽

Time Block ◽

Mimo Ofdm

Download Full-text

A Method for Object Tracking using Shape Matching

2006 IEEE Workshop on Signal Processing Systems Design and Implementation ◽

10.1109/sips.2006.352611 ◽

2006 ◽

Author(s):

Qi Xiaoping ◽

Zhang Qiheng ◽

Ouyang Yimin ◽

Ma Jiaguang

Keyword(s):

Object Tracking ◽

Shape Matching

Download Full-text

A Reconfigurable SOS-based Rayleigh Fading Channel Simulator

2006 IEEE Workshop on Signal Processing Systems Design and Implementation ◽

10.1109/sips.2006.352552 ◽

2006 ◽

Cited By ~ 3

Author(s):

Amirhossein Alimohammad ◽

Bruce F. Cockburn

Keyword(s):

Fading Channel ◽

Rayleigh Fading ◽

Rayleigh Fading Channel ◽

Fading Channel Simulator ◽

Channel Simulator

Download Full-text

Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories

2006 IEEE Workshop on Signal Processing Systems Design and Implementation ◽

10.1109/sips.2006.352599 ◽

2006 ◽

Cited By ~ 88

Author(s):

Wei Liu ◽

Junrye Rho ◽

Wonyong Sung

Keyword(s):

Low Power ◽

Error Correction ◽

High Throughput ◽

Vlsi Design ◽

Nand Flash ◽

Flash Memories ◽

Multi Level

Download Full-text

2006 IEEE Workshop on Signal Processing Systems Design and Implementation
Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

On-Line MSR-CORDIC VLSI Architecture with Applications to Cost-Efficient Rotation-Based Adaptive Filtering Systems

Bit-Width Optimizations for High-Level Synthesis of Digital Signal Processing Systems

A Robust Band-Tracking Packet Detector (BT-PD) in OFDM-Based Ultra-Wideband Systems

An Examination of the Effect of Feature Size Scaling on Effective Power Consumption in Analog to Digital Converters

SmartMIMO: Energy-Aware Adaptive MIMO-OFDM Radio Link Control for Wireless Local Area Networks

Configuration and Representation of Large-Scale Dataflow Graphs using the Dataflow Interchange Format

EM-based Channel Estimation for Space Time Block Coded MIMO OFDM Systems

A Method for Object Tracking using Shape Matching

A Reconfigurable SOS-based Rayleigh Fading Channel Simulator

Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories

Export Citation Format

2006 IEEE Workshop on Signal Processing Systems Design and ImplementationLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

On-Line MSR-CORDIC VLSI Architecture with Applications to Cost-Efficient Rotation-Based Adaptive Filtering Systems

Bit-Width Optimizations for High-Level Synthesis of Digital Signal Processing Systems

A Robust Band-Tracking Packet Detector (BT-PD) in OFDM-Based Ultra-Wideband Systems

An Examination of the Effect of Feature Size Scaling on Effective Power Consumption in Analog to Digital Converters

SmartMIMO: Energy-Aware Adaptive MIMO-OFDM Radio Link Control for Wireless Local Area Networks

Configuration and Representation of Large-Scale Dataflow Graphs using the Dataflow Interchange Format

EM-based Channel Estimation for Space Time Block Coded MIMO OFDM Systems

A Method for Object Tracking using Shape Matching

A Reconfigurable SOS-based Rayleigh Fading Channel Simulator

Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories

2006 IEEE Workshop on Signal Processing Systems Design and Implementation
Latest Publications