2012 International Symposium on System on Chip (SoC)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781467328968, 9781467328951, 9781467328944

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Application-aware spinlock control using a hardware scheduler in MPSoC platforms

2012 International Symposium on System on Chip (SoC) ◽

10.1109/issoc.2012.6376352 ◽

2012 ◽

Author(s):

Diandian Zhang ◽

Li Lu ◽

Jeronimo Castrillon ◽

Torsten Kempf ◽

Gerd Ascheid ◽

...

Keyword(s):

Application Aware

Download Full-text

An automated framework for the simulation of mapping solutions on heterogeneous MPSoCs

2012 International Symposium on System on Chip (SoC) ◽

10.1109/issoc.2012.6376354 ◽

2012 ◽

Cited By ~ 1

Author(s):

Antonio Miele ◽

Christian Pilato ◽

Donatella Sciuto

Download Full-text

Dataflow-based reconfigurable architecture for streaming applications

2012 International Symposium on System on Chip (SoC) ◽

10.1109/issoc.2012.6376365 ◽

2012 ◽

Cited By ~ 6

Author(s):

Anja Niedermeier ◽

Jan Kuper ◽

Gerard Smit

Keyword(s):

Reconfigurable Architecture ◽

Streaming Applications

Download Full-text

Statistical timing characterization

2012 International Symposium on System on Chip (SoC) ◽

10.1109/issoc.2012.6376360 ◽

2012 ◽

Author(s):

Z. Wu ◽

P. Maurine ◽

N. Azemard ◽

G. Ducharme

Keyword(s):

Statistical Timing

Download Full-text

Enhancing Cache Coherent Architectures with access patterns for embedded manycore systems

2012 International Symposium on System on Chip (SoC) ◽

10.1109/issoc.2012.6376369 ◽

2012 ◽

Cited By ~ 6

Author(s):

Jussara Marandola ◽

Stephane Louise ◽

Loic Cudennec ◽

Jean-Thomas Acquaviva ◽

David A. Bader

Keyword(s):

Access Patterns

Download Full-text

A double data rate 8T-cell SRAM architecture for systems-on-chip

2012 International Symposium on System on Chip (SoC) ◽

10.1109/issoc.2012.6376347 ◽

2012 ◽

Cited By ~ 2

Author(s):

Saleh M. Abdel-Hafeez ◽

Mohammad Shatnawi ◽

Ann Gordon-Ross

Keyword(s):

Data Rate ◽

Systems On Chip ◽

On Chip

Download Full-text

Thermal/performance trade-off in network-on-chip architectures

2012 International Symposium on System on Chip (SoC) ◽

10.1109/issoc.2012.6376363 ◽

2012 ◽

Cited By ~ 3

Author(s):

Davide Zoni ◽

Simone Corbetta ◽

William Fornaciari

Keyword(s):

Thermal Performance ◽

Network On Chip ◽

Trade Off ◽

On Chip

Download Full-text

PowerMemo: A power profiling tool for mobile devices in an emulated wireless environment

2012 International Symposium on System on Chip (SoC) ◽

10.1109/issoc.2012.6376367 ◽

2012 ◽

Cited By ~ 4

Author(s):

Shiao-Li Tsao ◽

Chih-Chen Kao ◽

Ilter Suat ◽

Yuchen Kuo ◽

Yi-Hsin Chang ◽

...

Keyword(s):

Mobile Devices ◽

Wireless Environment ◽

Power Profiling

Download Full-text

A hybrid chip interconnection architecture with a global wireless network overlaid on top of a wired network-on-chip

2012 International Symposium on System on Chip (SoC) ◽

10.1109/issoc.2012.6376359 ◽

2012 ◽

Cited By ~ 3

Author(s):

Ling Wang ◽

Zhen Wang ◽

Yingtao Jiang

Keyword(s):

Wireless Network ◽

Network On Chip ◽

On Chip

Download Full-text

Efficient VLSI architectures of QPP interleavers for LTE turbo decoders

2012 International Symposium on System on Chip (SoC) ◽

10.1109/issoc.2012.6376355 ◽

2012 ◽

Cited By ~ 4

Author(s):

Martin Broich ◽

Tobias G. Noll

Keyword(s):

Vlsi Architectures ◽

Turbo Decoders

Download Full-text

2012 International Symposium on System on Chip (SoC)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Application-aware spinlock control using a hardware scheduler in MPSoC platforms

An automated framework for the simulation of mapping solutions on heterogeneous MPSoCs

Dataflow-based reconfigurable architecture for streaming applications

Statistical timing characterization

Enhancing Cache Coherent Architectures with access patterns for embedded manycore systems

A double data rate 8T-cell SRAM architecture for systems-on-chip

Thermal/performance trade-off in network-on-chip architectures

PowerMemo: A power profiling tool for mobile devices in an emulated wireless environment

A hybrid chip interconnection architecture with a global wireless network overlaid on top of a wired network-on-chip

Efficient VLSI architectures of QPP interleavers for LTE turbo decoders

2012 International Symposium on System on Chip (SoC)
Latest Publications