2008 IEEE International Symposium on Nanoscale Architectures
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781424425525

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Spike-timing-dependent learning in memristive nanodevices

2008 IEEE International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2008.4585796 ◽

2008 ◽

Cited By ~ 195

Author(s):

Greg S. Snider

Keyword(s):

Spike Timing ◽

Dependent Learning

Download Full-text

Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis

2008 IEEE International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2008.4585795 ◽

2008 ◽

Cited By ~ 4

Author(s):

Prateek Mishra ◽

Anish Muttreja ◽

Niraj K. Jha

Keyword(s):

Low Power ◽

Circuit Synthesis ◽

Threshold Voltages

Download Full-text

Defect tolerance in QCA-based PLAs

2008 IEEE International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2008.4585791 ◽

2008 ◽

Cited By ~ 8

Author(s):

Michael Crocker ◽

X. Sharon Hu ◽

Michael Niemier

Keyword(s):

Defect Tolerance

Download Full-text

rFGA: CMOS-nano hybrid FPGA using RRAM components

2008 IEEE International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2008.4585797 ◽

2008 ◽

Author(s):

Ming Liu ◽

Wei Wang

Keyword(s):

Hybrid Fpga

Download Full-text

A voterless strategy for defect-tolerant nano-architectures

2008 IEEE International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2008.4585790 ◽

2008 ◽

Author(s):

A. Namazi ◽

M. Nourami ◽

M. Saquib

Download Full-text

Online test and fault-tolerance for nanoelectronic programmable logic arrays

2008 IEEE International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2008.4585786 ◽

2008 ◽

Cited By ~ 1

Author(s):

Saturnino Garcia ◽

Alex Orailoglu

Keyword(s):

Fault Tolerance ◽

Programmable Logic ◽

Programmable Logic Arrays ◽

Online Test

Download Full-text

On brain-inspired connectivity and hybrid network topologies

2008 IEEE International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2008.4585792 ◽

2008 ◽

Cited By ~ 9

Author(s):

Basheer A. M. Madappuram ◽

Valeriu Beiu ◽

Peter M. Kelly ◽

Liam J. McDaid

Keyword(s):

Hybrid Network ◽

Network Topologies

Download Full-text

System level performance analysis of carbon nanotube global interconnects for emerging chip multiprocessors

2008 IEEE International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2008.4585785 ◽

2008 ◽

Cited By ~ 6

Author(s):

Sudeep Pasricha ◽

Fadi Kurdahi ◽

Nikil Dutt

Keyword(s):

Carbon Nanotube ◽

Performance Analysis ◽

Chip Multiprocessors ◽

System Level ◽

Global Interconnects ◽

Level Performance

Download Full-text

Assessing random dynamical network architectures for nanoelectronics

2008 IEEE International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2008.4585787 ◽

2008 ◽

Cited By ~ 4

Author(s):

Christof Teuscher ◽

Natali Gulbahce ◽

Thimo Rohlf

Keyword(s):

Network Architectures ◽

Dynamical Network

Download Full-text

Single Electron Tunneling Delay Insensitive and fluctuation based computation paradigms and circuits

2008 IEEE International Symposium on Nanoscale Architectures ◽

10.1109/nanoarch.2008.4585794 ◽

2008 ◽

Cited By ~ 1

Author(s):

Saleh Safiruddin ◽

Sorin Dan Cotofana ◽

Ferdinand Peper

Keyword(s):

Electron Tunneling ◽

Single Electron ◽

Single Electron Tunneling ◽

Computation Paradigms

Download Full-text

2008 IEEE International Symposium on Nanoscale ArchitecturesLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Spike-timing-dependent learning in memristive nanodevices

Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis

Defect tolerance in QCA-based PLAs

rFGA: CMOS-nano hybrid FPGA using RRAM components

A voterless strategy for defect-tolerant nano-architectures

Online test and fault-tolerance for nanoelectronic programmable logic arrays

On brain-inspired connectivity and hybrid network topologies

System level performance analysis of carbon nanotube global interconnects for emerging chip multiprocessors

Assessing random dynamical network architectures for nanoelectronics

Single Electron Tunneling Delay Insensitive and fluctuation based computation paradigms and circuits

2008 IEEE International Symposium on Nanoscale Architectures
Latest Publications