behavioral fault modeling
Recently Published Documents

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Fault injection in mixed-signal environment using behavioral fault modeling in Verilog-A

2010 IEEE International Behavioral Modeling and Simulation Workshop ◽

10.1109/bmas.2010.6156601 ◽

2010 ◽

Cited By ~ 5

Author(s):

Seyed-Nematollah Ahmadian ◽

Seyed-Ghassem Miremadi

Keyword(s):

Fault Injection ◽

Fault Modeling ◽

Mixed Signal ◽

Signal Environment ◽

Behavioral Fault Modeling

Download Full-text

Behavioral Fault Modeling for Model-based Safety Analysis

10th IEEE High Assurance Systems Engineering Symposium (HASE'07) ◽

10.1109/hase.2007.58 ◽

2007 ◽

Cited By ~ 19

Author(s):

Anjali Joshi ◽

Mats P.E. Heimdahl

Keyword(s):

Safety Analysis ◽

Fault Modeling ◽

Model Based ◽

Behavioral Fault Modeling

Download Full-text

Behavioral Fault Modeling and Simulation Using VHDL-AMS to Speed-Up Analog Fault Simulation

Analog Integrated Circuits and Signal Processing ◽

10.1023/b:alog.0000024065.22617.5a ◽

2004 ◽

Vol 39 (2) ◽

pp. 177-190 ◽

Cited By ~ 8

Author(s):

Y. Kiliç ◽

M. Zwoliński

Keyword(s):

Modeling And Simulation ◽

Fault Simulation ◽

Fault Modeling ◽

Speed Up ◽

Behavioral Fault Modeling ◽

Analog Fault Simulation

Download Full-text

Behavioral fault modeling in a VHDL synthesis environment

Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146) ◽

10.1109/vtest.1999.766684 ◽

2003 ◽

Cited By ~ 19

Author(s):

R.J. Hayne ◽

B.W. Johnson

Keyword(s):

Fault Modeling ◽

Behavioral Fault Modeling

Download Full-text

Behavioral fault modeling and simulation of phase-locked loops using a VHDL-A like language

Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1996.552003 ◽

2002 ◽

Cited By ~ 3

Author(s):

C.-J.R. Shi ◽

N.J. Godambe

Keyword(s):

Modeling And Simulation ◽

Fault Modeling ◽

Phase Locked Loops ◽

Behavioral Fault Modeling

Download Full-text

Petri Net Modeling and Behavioral Fault Modeling Scheme for VHDL Descriptions

Embedded System Applications ◽

10.1007/978-1-4757-2574-2_12 ◽

1997 ◽

pp. 171-181 ◽

Cited By ~ 1

Author(s):

Dominique Fédérici ◽

Jean-François Santucci ◽

Paul Bisgambiglia

Keyword(s):

Petri Net ◽

Fault Modeling ◽

Behavioral Fault Modeling

Download Full-text

behavioral fault modelingRecently Published Documents

TOTAL DOCUMENTS

H-INDEX

Fault injection in mixed-signal environment using behavioral fault modeling in Verilog-A

Behavioral Fault Modeling for Model-based Safety Analysis

Behavioral Fault Modeling and Simulation Using VHDL-AMS to Speed-Up Analog Fault Simulation

Behavioral fault modeling in a VHDL synthesis environment

Behavioral fault modeling and simulation of phase-locked loops using a VHDL-A like language

Petri Net Modeling and Behavioral Fault Modeling Scheme for VHDL Descriptions

behavioral fault modeling
Recently Published Documents