scholarly journals A high-speed low-power modulo 2ⁿ+1 multiplier design using carbon-nanotube technology

2012 ◽  
Author(s):  
He Qi
Keyword(s):  
Carbon Nanotube ◽  
Low Power ◽  
High Speed ◽  
Carbon Nanotube Technology

scholarly journals Designing High-Speed, Low-Power Full Adder Cells Based on Carbon Nanotube Technology

2014 ◽  
Vol 5 (5) ◽  
pp. 31-43 ◽  
Author(s):  
Mehdi Masoudi ◽  
Milad Mazaheri ◽  
Aliakbar Rezaei ◽  
Keivan Navi
Keyword(s):  
Carbon Nanotube ◽  
Low Power ◽  
High Speed ◽  
Full Adder ◽  
Carbon Nanotube Technology

Designing dual-chirality and multi-Vt repeaters for performance optimization of 32 nm interconnects

Circuit World ◽  
2020 ◽  
Vol 46 (2) ◽  
pp. 71-83
Author(s):  
Afreen Khursheed ◽  
Kavita Khare
Keyword(s):  
Carbon Nanotube ◽  
Power Consumption ◽  
Low Power ◽  
High Speed ◽  
Power Saving ◽  
Leakage Power ◽  
Content Type ◽  
Dynamic Power ◽  
Cu Interconnect ◽  
Circuits Vlsi

Purpose This paper is an unprecedented effort to resolve the performance issue of very large scale integrated circuits (VLSI) interconnects encountered because of the scaling of device dimensions. Repeater interpolation technique is an effective approach for enhancing speed of interconnect network. Proposed buffers as repeater are modeled by using dual chirality multi-Vt technology to reduce delay besides mitigating average power consumption. Interconnects modeled with carbon nanotube (CNT) technology are compared with copper interconnect for various lengths. Buffer circuits are designed with both CNT and metal oxide semiconductor technology for comparison by using various combination of (CMOSFET repeater-Cu interconnect) and (CNTFET repeater-CNT interconnect). Compared to conventional buffer, ProposedBuffer1 saves dynamic power by 84.86%, leakage power by 88% and offers reduction in delay by 72%. ProposedBuffer2 brings about dynamic power saving of 99.94%, leakage power saving of 93%, but causes delay penalty. Simulation using Stanford SPICE model for CNT and silicon-field effective transistor berkeley short-channel IGFET Model4 (BSIM4) predictive technology model (PTM) for MOS is done in H simulation program with integrated circuit emphasis for 32 nm. Design/methodology/approach Usually, the dynamic power consumption dominates the total power, while the leakage power has a negligible effect. But with the scaling of device technology, leakage power has become one of the important factors of consideration in low power design techniques. Various strategies are explored to suppress the leakage power in standby mode. The adoption of a multi-threshold design strategy is an effective approach to improve the performance of buffer circuits without compromising on the delay and area overhead. Unlike MOS technology, to implement multi-Vt transistors in case of CNT technology is quite easy. It can be achieved by varying diameter of carbon nanotubes using chirality control. Findings An unprecedented approach is taken for optimizing the delay and power dissipation and hence drastically reducing energy consumption by keeping proper harmony between wire technology and repeater-buffer technology. This paper proposes two novel ultra-low power buffers (PB1 and PB2) as repeaters for high-speed interconnect applications in portable devices. PB1 buffer implemented with high-speed CML technique nested with multi-threshold (Vt) technology sleep transistor so as to improve the speed along with a reduction in standby power consumption. PB2 is judicially implemented by inserting separable sized, dual chirality P type carbon nanotube field effective transistors. The HSpice simulation results justify the correctness of schemes. Originality/value Result analysis points out that compared to conventional Cu interconnect, the CNT interconnects paired with Proposed CNTFET buffer designs are more energy efficient. PB1 saves dynamic power by 84.86%, reduces propagation delay by 72% and leakage power consumption by 88%. PB2 brings about dynamic power saving of 99.4%, leakage power saving of 93%, with improvement in speed by 52%. This is mainly because of the fact that CNT interconnect offers low resistance and CNTFET drivers have high mobility and ballistic mode of operation.

ANALYSIS OF A NOVEL FULL ADDER DESIGNED FOR IMPLEMENTING IN CARBONE NANOTUBE TECHNOLOGY

2012 ◽  
Vol 21 (05) ◽  
pp. 1250042 ◽  
Author(s):  
MAHDIAR GHADIRY ◽  
MAHDIEH NADI ◽  
HOSEIN MOHAMMADI ◽  
ASRULNIZAM BIN ABD MANAF
Keyword(s):  
Low Power ◽  
High Speed ◽  
Full Adder ◽  
Ultra Low Power ◽  
New Approach ◽  
And Performance ◽  
Carbon Nanotube Technology ◽  
Power Delay Product ◽  
Full Swing ◽  
Very High

A novel low power-delay product full adder circuit is presented in this paper. A new approach is used in order to design full-swing full adder with low number of transistors. The proposed full adder is implemented in MOSFET-like Carbon nanotube technology and the layout is provided based on standard 32 nm technology from MOSIS. The simulation results using HSPICE show that, there are substantial improvements in both power and performance of the proposed circuit compared to latest designs. In addition, the proposed circuit has been implemented in conventional 32 nm process to estimate the advantages of using carbon-based transistors in digital designs over conventional silicon technology. The proposed circuit can be applied in ultra low power and very high speed applications.

Sign in / Sign up

Export Citation Format

Share Document