Design and Implementation of the Parameterized Multi-Standard High-Throughput Radix-4 Viterbi Decoder on FPGA

Rongchun LI; Yong DOU; Yuanwu LEI; Shice NI; Song GUO

doi:10.1587/transcom.e95.b.1602

Design and Implementation of the Parameterized Multi-Standard High-Throughput Radix-4 Viterbi Decoder on FPGA

IEICE Transactions on Communications ◽

10.1587/transcom.e95.b.1602 ◽

2012 ◽

Vol E95.B (5) ◽

pp. 1602-1611 ◽

Cited By ~ 1

Author(s):

Rongchun LI ◽

Yong DOU ◽

Yuanwu LEI ◽

Shice NI ◽

Song GUO

Keyword(s):

High Throughput ◽

Viterbi Decoder ◽

Design And Implementation

Download Full-text

Design and Implementation of High Throughput and Area Efficient Hard Decision Viterbi Decoder in 65nm Technology

2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems ◽

10.1109/vlsid.2014.67 ◽

2014 ◽

Cited By ~ 1

Author(s):

Narayan V. Sugur ◽

Saroja V. Siddamal ◽

Samba Sivam Vemala

Keyword(s):

High Throughput ◽

Viterbi Decoder ◽

Design And Implementation ◽

Hard Decision ◽

Area Efficient

Download Full-text

Design and Implementation of Low-Power High-throughput PRNGs for Security Applications

2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID) ◽

10.1109/vlsid.2019.00123 ◽

2019 ◽

Author(s):

Bikram Paul ◽

Apratim Khobragade ◽

Soumith Javvaji Sai ◽

Sushree Sila P. Goswami ◽

Sunil Dutt ◽

...

Keyword(s):

Low Power ◽

High Throughput ◽

Security Applications ◽

Design And Implementation

Download Full-text

Design and implementation of a high-throughput fully parallel complex-valued QR factorisation chips

IET Circuits Devices & Systems ◽

10.1049/iet-cds.2010.0143 ◽

2011 ◽

Vol 5 (5) ◽

pp. 424 ◽

Cited By ~ 10

Author(s):

Y.-T. Hwang ◽

W.-D. Chen

Keyword(s):

High Throughput ◽

Design And Implementation ◽

Complex Valued

Download Full-text

Design and Implementation of High Performance Viterbi Decoder for Mobile Communication Data Security

Advances in Intelligent and Soft Computing - Computational Intelligence in Security for Information Systems ◽

10.1007/978-3-642-04091-7_9 ◽

2009 ◽

pp. 69-76

Author(s):

T. Menakadevi ◽

M. Madheswaran

Keyword(s):

Mobile Communication ◽

Data Security ◽

High Performance ◽

Viterbi Decoder ◽

Design And Implementation

Download Full-text

FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder

IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications ◽

10.1109/tcsi.2004.838266 ◽

2005 ◽

Vol 52 (2) ◽

pp. 350-365 ◽

Cited By ~ 19

Author(s):

Man Guo ◽

M.O. Ahmad ◽

M.N.S. Swamy ◽

Chunyan Wang

Keyword(s):

Low Power ◽

Systolic Array ◽

Viterbi Decoder ◽

Fpga Design ◽

Design And Implementation

Download Full-text

Design and implementation of high throughput FPGA-based DVB-T system

Computers & Electrical Engineering ◽

10.1016/j.compeleceng.2016.03.006 ◽

2016 ◽

Vol 51 ◽

pp. 43-57

Author(s):

Mehdi Ayat ◽

Hossein Hardani ◽

Sattar Mirzakuchaki ◽

Farzan Haddadi

Keyword(s):

High Throughput ◽

Design And Implementation ◽

T System

Download Full-text

High throughput based transceiver design using convolutional encoder and Viterbi decoder

Contemporary Engineering Sciences ◽

10.12988/ces.2014.4211 ◽

2014 ◽

Vol 7 ◽

pp. 339-344

Author(s):

J. Vasumathi ◽

R. Parameshwaran

Keyword(s):

High Throughput ◽

Viterbi Decoder ◽

Transceiver Design ◽

Convolutional Encoder

Download Full-text

K-nested layered look-ahead method and architectures for high throughput Viterbi decoder

2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682) ◽

10.1109/sips.2003.1235651 ◽

2004 ◽

Cited By ~ 1

Author(s):

Jun Jin Kong ◽

K.K. Parhi

Keyword(s):

High Throughput ◽

Viterbi Decoder ◽

Look Ahead

Download Full-text

Design and Implementation of High Throughput Screening Assays

Molecular Biotechnology ◽

10.1007/s12033-010-9335-9 ◽

2010 ◽

Vol 47 (3) ◽

pp. 270-285 ◽

Cited By ~ 46

Author(s):

Ricardo Macarrón ◽

Robert P. Hertzberg

Keyword(s):

High Throughput ◽

High Throughput Screening ◽

Design And Implementation ◽

Screening Assays

Download Full-text

Design and implementation of a low-latency, high-throughput sorted QR decomposition circuit for MIMO communications

2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) ◽

10.1109/apccas.2016.7803953 ◽

2016 ◽

Cited By ~ 4

Author(s):

Wei-Yang Chen ◽

Daniel Guenther ◽

Chung-An Shen ◽

Gerd Ascheid

Keyword(s):

High Throughput ◽

Qr Decomposition ◽

Low Latency ◽

Mimo Communications ◽

Design And Implementation

Download Full-text