Simultaneous Switching Noise Minimization Technique Using Dual Layer Power Line Mutual Inductors

A novel technique for minimization of simultaneous switching noise is presented. Dual Layer Power Line (DLPL) structure is newly proposed for a possible silicon realization of a mutual inductor, with which an instant large current in the power line is halfdivided flowing through two different, but closely coupled, layers in opposite directions. This mutual inductance between two power layers enables us to significantly minimize the switching noise. SPICE simulations show that with a mutual coupling coefficient higher than 0.8, the switching noise reduces by 63% compared to the previously reported solutions. This DLPL technique can also be applied to PCB artworks.