Processor subsystem interconnect architecture for a large symmetric multiprocessing system
2004 ◽
Vol 48
(3.4)
◽
pp. 323-337
◽
Keyword(s):
Keyword(s):