A New High-Level Synthesis Methodology of Cascaded Continuous-Time<tex>$SigmaDelta$</tex>Modulators

R. Tortosa; J.M. De La Rosa; F.V. Fernandez; A. Rodriguez-Vazquez

doi:10.1109/tcsii.2006.875310

A New High-Level Synthesis Methodology of Cascaded Continuous-Time$SigmaDelta$Modulators

IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing ◽

10.1109/tcsii.2006.875310 ◽

2006 ◽

Vol 53 (8) ◽

pp. 739-743 ◽

Cited By ~ 18

Author(s):

R. Tortosa ◽

J.M. De La Rosa ◽

F.V. Fernandez ◽

A. Rodriguez-Vazquez

Keyword(s):

Continuous Time ◽

High Level Synthesis ◽

Synthesis Methodology ◽

High Level

Download Full-text

MATLAB/SIMULINK-based high-level synthesis of discrete-time and continuous-time ΣΔ modulators

Proceedings Design, Automation and Test in Europe Conference and Exhibition ◽

10.1109/date.2004.1269222 ◽

2004 ◽

Cited By ~ 5

Author(s):

J. Ruiz-Amaya ◽

J.M. de la Rosa ◽

F. Medeiro ◽

F.V. Fernandez ◽

R. del Rio ◽

...

Keyword(s):

Discrete Time ◽

Continuous Time ◽

High Level Synthesis ◽

Matlab Simulink ◽

High Level

Download Full-text

High Level Synthesis Methodology for Exploring Loop Unrolling Factor and Functional Datapath

2018 International Conference on Advanced Computation and Telecommunication (ICACAT) ◽

10.1109/icacat.2018.8933661 ◽

2018 ◽

Author(s):

Pallabi Sarkar ◽

Mrinal Kanti Naskar ◽

Anirban Sengupta

Keyword(s):

High Level Synthesis ◽

Loop Unrolling ◽

Synthesis Methodology ◽

High Level

Download Full-text

High level synthesis methodology from c to fpga used for a network protocol communication

Proceedings. 15th IEEE International Workshop on Rapid System Prototyping, 2004. ◽

10.1109/iwrsp.2004.1311103 ◽

2004 ◽

Cited By ~ 2

Author(s):

M. Diaby ◽

M. Tuna ◽

J.-L. Desbarbieux ◽

F. Wajsburt

Keyword(s):

Network Protocol ◽

High Level Synthesis ◽

Synthesis Methodology ◽

High Level

Download Full-text

High-level synthesis of switched-capacitor, switched-current and continuous-time /spl Sigma//spl Delta/ modulators using SIMULINK-based time-domain behavioral models

IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications ◽

10.1109/tcsi.2005.852479 ◽

2005 ◽

Vol 52 (9) ◽

pp. 1795-1810 ◽

Cited By ~ 97

Author(s):

J. Ruiz-Amaya ◽

J.M. de la Rosa ◽

F.V. Fernandez ◽

F. Medeiro ◽

R. del Rio ◽

...

Keyword(s):

Time Domain ◽

Continuous Time ◽

High Level Synthesis ◽

Switched Capacitor ◽

Behavioral Models ◽

Switched Current ◽

High Level

Download Full-text

A HIGH-LEVEL SYNTHESIS METHODOLOGY FOR DEDICATED DSP ARCHITECTURES

The International Conference on Electrical Engineering ◽

10.21608/iceeng.1999.62512 ◽

1999 ◽

Vol 2 (2) ◽

pp. 291-304

Author(s):

E. TALKHAN ◽

ALY SALAMA ◽

F. HASHIM

Keyword(s):

High Level Synthesis ◽

Synthesis Methodology ◽

High Level

Download Full-text

A New Efficient High-Level Synthesis Methodology for Lower Power Design

2009 International Conference on New Trends in Information and Service Science ◽

10.1109/niss.2009.20 ◽

2009 ◽

Cited By ~ 3

Author(s):

Chi-Ho Lin ◽

Dal-Hwan Yoon

Keyword(s):

High Level Synthesis ◽

Lower Power ◽

Synthesis Methodology ◽

High Level

Download Full-text

Our Parallelizing High-Level Synthesis Methodology

SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits ◽

10.1007/1-4020-7838-2_4 ◽

2006 ◽

pp. 51-57

Keyword(s):

High Level Synthesis ◽

Synthesis Methodology ◽

High Level

Download Full-text

A Soft Coarse-Grained Reconfigurable Array Based High-level Synthesis Methodology: Promoting Design Productivity and Exploring Extreme FPGA Frequency

2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines ◽

10.1109/fccm.2013.21 ◽

2013 ◽

Cited By ~ 2

Author(s):

Cheng Liu ◽

Colin Lin Yu ◽

Hayden Kwok-Hay So

Keyword(s):

Coarse Grained ◽

High Level Synthesis ◽

Reconfigurable Array ◽

Synthesis Methodology ◽

High Level

Download Full-text

High Level Synthesis of Higher Order Continuous Time State Variable Filters with Minimum Sensitivity and Hardware Count

Proceedings of the Design Automation & Test in Europe Conference ◽

10.1109/date.2006.244048 ◽

2006 ◽

Cited By ~ 1

Author(s):

S. Pandit ◽

S. Kar ◽

C. Mandal ◽

A. Patra

Keyword(s):

Continuous Time ◽

Higher Order ◽

High Level Synthesis ◽

State Variable ◽

Minimum Sensitivity ◽

High Level ◽

Order Continuous

Download Full-text

A high-level synthesis methodology for embedded mixed analog/digital processing systems

2003 46th Midwest Symposium on Circuits and Systems ◽

10.1109/mwscas.2003.1562577 ◽

2006 ◽

Author(s):

C. Alippi ◽

M. Stellini

Keyword(s):

Digital Processing ◽

High Level Synthesis ◽

Synthesis Methodology ◽

High Level

Download Full-text