Floorplan Based Performance Evaluation of 3D Variants of Mesh and BFT Networks-on-Chip

2018 ◽  
Author(s):  
Bheemappa Halavar ◽  
Basavaraj Talawar
Keyword(s):  
Performance Evaluation ◽  
Networks On Chip ◽  
On Chip

An Iterative Computational Technique for Performance Evaluation of Networks-on-Chip

2013 ◽  
Vol 62 (8) ◽  
pp. 1641-1655 ◽  
Author(s):  
Sahar Foroutan ◽  
Yvain Thonnart ◽  
Frederic Petrot
Keyword(s):  
Performance Evaluation ◽  
Computational Technique ◽  
Networks On Chip ◽  
On Chip

Performance evaluation of wireless networks on chip architectures

2009 ◽  
Author(s):  
Amlan Ganguly ◽  
Kevin Chang ◽  
Partha Pratim Pande ◽  
Benjamin Belzer ◽  
Alireza Nojeh
Keyword(s):  
Wireless Networks ◽  
Performance Evaluation ◽  
Networks On Chip ◽  
On Chip
Sign in / Sign up

Export Citation Format

Share Document