Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By Springer New York

9781441976178, 9781441976185

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Three-Dimensional Networks-on-Chip: Performance Evaluation

Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures ◽

10.1007/978-1-4419-7618-5_6 ◽

2010 ◽

pp. 115-145 ◽

Cited By ~ 1

Author(s):

Brett Stanley Feero ◽

Partha Pratim Pande

Keyword(s):

Performance Evaluation ◽

Three Dimensional ◽

Networks On Chip ◽

On Chip

Download Full-text

Physical Analysis of NoC Topologies for 3-D Integrated Systems

Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures ◽

10.1007/978-1-4419-7618-5_5 ◽

2010 ◽

pp. 89-114

Author(s):

Vasilis F. Pavlidis ◽

Eby G. Friedman

Keyword(s):

Integrated Systems ◽

Physical Analysis

Download Full-text

3-D NoC on Inductive Wireless Interconnect

Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures ◽

10.1007/978-1-4419-7618-5_10 ◽

2010 ◽

pp. 225-248 ◽

Cited By ~ 3

Author(s):

Hiroki Matsutani ◽

Michihiro Koibuchi ◽

Tadahiro Kuroda ◽

Hideharu Amano

Keyword(s):

Wireless Interconnect

Download Full-text

Three-Dimensional Integration of Integrated Circuits—an Introduction

Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures ◽

10.1007/978-1-4419-7618-5_1 ◽

2010 ◽

pp. 3-26 ◽

Cited By ~ 1

Author(s):

Chuan Seng Tan

Keyword(s):

Integrated Circuits ◽

Three Dimensional

Download Full-text

3D Network on Chip Topology Synthesis: Designing Custom Topologies for Chip Stacks

Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures ◽

10.1007/978-1-4419-7618-5_9 ◽

2010 ◽

pp. 193-223 ◽

Cited By ~ 2

Author(s):

Ciprian Seiculescu ◽

Srinivasan Murali ◽

Luca Benini ◽

Giovanni De Micheli

Keyword(s):

Network On Chip ◽

3D Network ◽

On Chip

Download Full-text

Design of Application-Specific 3D Networks-on-Chip Architectures

Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures ◽

10.1007/978-1-4419-7618-5_8 ◽

2010 ◽

pp. 167-191 ◽

Cited By ~ 1

Author(s):

Shan Yan ◽

Bill Lin

Keyword(s):

Networks On Chip ◽

On Chip ◽

Application Specific ◽

3D Networks

Download Full-text

Testing 3D Stacked ICs Containing Through-Silicon Vias

Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures ◽

10.1007/978-1-4419-7618-5_3 ◽

2010 ◽

pp. 47-74 ◽

Cited By ~ 1

Author(s):

Erik Jan Marinissen

Keyword(s):

Through Silicon Vias ◽

Silicon Vias

Download Full-text

The Promises and Limitations of 3-D Integration

Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures ◽

10.1007/978-1-4419-7618-5_2 ◽

2010 ◽

pp. 27-44 ◽

Cited By ~ 4

Author(s):

Axel Jantsch ◽

Matthew Grange ◽

Dinesh Pamunuwa

Download Full-text

Asynchronous 3D-NoCs Making Use of Serialized Vertical Links

Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures ◽

10.1007/978-1-4419-7618-5_7 ◽

2010 ◽

pp. 149-165 ◽

Cited By ~ 3

Author(s):

Abbas Sheibanyrad ◽

Frédéric Pétrot

Download Full-text

Influence of Stacked 3D Memory/Cache Architectures on GPUs

Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures ◽

10.1007/978-1-4419-7618-5_11 ◽

2010 ◽

pp. 249-271

Author(s):

Ahmed Al Maashri ◽

Guangyu Sun ◽

Xiangyu Dong ◽

Yuan Xie ◽

Narayanan Vijaykrishnan

Keyword(s):

Memory Cache ◽

3D Memory

Download Full-text

Integrated Circuits and Systems - 3D Integration for NoC-based SoC ArchitecturesLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By Springer New York

Three-Dimensional Networks-on-Chip: Performance Evaluation

Physical Analysis of NoC Topologies for 3-D Integrated Systems

3-D NoC on Inductive Wireless Interconnect

Three-Dimensional Integration of Integrated Circuits—an Introduction

3D Network on Chip Topology Synthesis: Designing Custom Topologies for Chip Stacks

Design of Application-Specific 3D Networks-on-Chip Architectures

Testing 3D Stacked ICs Containing Through-Silicon Vias

The Promises and Limitations of 3-D Integration

Asynchronous 3D-NoCs Making Use of Serialized Vertical Links

Influence of Stacked 3D Memory/Cache Architectures on GPUs

Integrated Circuits and Systems - 3D Integration for NoC-based SoC Architectures
Latest Publications