Design Space Exploration of DSP Applications Based on Behavioral Description Models

2006 ◽  
Author(s):  
F. Thabet ◽  
P. Coussy ◽  
D. Heller ◽  
E. Martin
Keyword(s):  
Design Space Exploration ◽  
Design Space ◽  
Space Exploration ◽  
Dsp Applications

scholarly journals Core-Level Modeling and Frequency Prediction for DSP Applications on FPGAs

2015 ◽  
Vol 2015 ◽  
pp. 1-20
Author(s):  
Gongyu Wang ◽  
Greg Stitt ◽  
Herman Lam ◽  
Alan George
Keyword(s):  
High Performance ◽  
Design Space Exploration ◽  
Design Space ◽  
Space Exploration ◽  
Core Level ◽  
Prediction Methods ◽  
Clock Frequency ◽  
Worst Case ◽  
Model Based ◽  
Dsp Applications

Field-programmable gate arrays (FPGAs) provide a promising technology that can improve performance of many high-performance computing and embedded applications. However, unlike software design tools, the relatively immature state of FPGA tools significantly limits productivity and consequently prevents widespread adoption of the technology. For example, the lengthy design-translate-execute (DTE) process often must be iterated to meet the application requirements. Previous works have enabled model-based, design-space exploration to reduce DTE iterations but are limited by a lack of accurate model-based prediction of key design parameters, the most important of which is clock frequency. In this paper, we present a core-level modeling and design (CMD) methodology that enables modeling of FPGA applications at an abstract level and yet produces accurate predictions of parameters such as clock frequency, resource utilization (i.e., area), and latency. We evaluate CMD’s prediction methods using several high-performance DSP applications on various families of FPGAs and show an average clock-frequency prediction error of 3.6%, with a worst-case error of 20.4%, compared to the best of existing high-level prediction methods, 13.9% average error with 48.2% worst-case error. We also demonstrate how such prediction enables accurate design-space exploration without coding in a hardware-description language (HDL), significantly reducing the total design time.

Automated Design Space Exploration for DSP Applications

2008 ◽  
Vol 56 (2-3) ◽  
pp. 199-216 ◽  
Author(s):  
Ramsey Hourani ◽  
Ravi Jenkal ◽  
W. Rhett Davis ◽  
Winser Alexander
Keyword(s):  
Design Space Exploration ◽  
Design Space ◽  
Space Exploration ◽  
Automated Design ◽  
Dsp Applications

Design Space Exploration of a 512KB STT-Assisted SOT MRAM Cache

2020 ◽  
Author(s):  
Adrian G. Caburnay ◽  
Jonathan Gabriel S.A. Reyes ◽  
Anastacia P. Ballesil-Alvarez ◽  
Maria Theresa G. de Leon ◽  
John Richard E. Hizon ◽  
...  
Keyword(s):  
Design Space Exploration ◽  
Design Space ◽  
Space Exploration
Sign in / Sign up

Export Citation Format

Share Document