2006 13th IEEE International Conference on Electronics, Circuits and Systems
Latest Publications

TOTAL DOCUMENTS

354

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

1424403944

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A Q-Enhanced Biquadratic Gm-C Filter for High Frequency Applications

2006 13th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2006.379772 ◽

2006 ◽

Author(s):

Mohsen Moezzi ◽

Ramin Zanbaghi ◽

Mojtaba Atarodi ◽

Armin Tajalli

Keyword(s):

High Frequency

Download Full-text

Automated Design of a WCDMA/WLAN Multi-standard Receiver

2006 13th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2006.379725 ◽

2006 ◽

Author(s):

Delia Rodriguez de Llera Gonzalez ◽

Ana Rusu ◽

Mohammed Ismail

Keyword(s):

Automated Design

Download Full-text

Simple Analogue VLSI Circuit of a Cortical Neuron

2006 13th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2006.379731 ◽

2006 ◽

Cited By ~ 10

Author(s):

Jayawan H B Wijekoon ◽

Piotr Dudek

Keyword(s):

Cortical Neuron ◽

Vlsi Circuit ◽

Analogue Vlsi

Download Full-text

General Model for the Deployment of Time-Delay Elements in Transistorized Electronic Circuits

2006 13th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2006.379669 ◽

2006 ◽

Author(s):

Luis Nero Alves ◽

Luis Barbosa ◽

Rui L. Aguiar

Keyword(s):

Time Delay ◽

General Model ◽

Electronic Circuits ◽

Delay Elements

Download Full-text

A Low-noise Low-offset Op Amp in 0.35μm CMOS Process

2006 13th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2006.379866 ◽

2006 ◽

Author(s):

Zhineng Zhu ◽

R. Tumati ◽

S. Collins ◽

R. Smith ◽

D.E. Kotecki

Keyword(s):

Low Noise ◽

Cmos Process ◽

Op Amp ◽

Low Offset

Download Full-text

High Speed High Precision Voltage-Mode MAX and MIN Circuits

2006 13th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2006.379778 ◽

2006 ◽

Author(s):

Sarang Kazemi Nia ◽

A. Khoei ◽

Kh. Hadidi

Keyword(s):

High Precision ◽

High Speed ◽

Voltage Mode ◽

Precision Voltage

Download Full-text

An experimental analysis of a new mixed grain-based dynamically reconfigurable architecture

2006 13th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2006.379742 ◽

2006 ◽

Cited By ~ 2

Author(s):

Luca Sterpone

Keyword(s):

Experimental Analysis ◽

Reconfigurable Architecture ◽

Dynamically Reconfigurable ◽

Dynamically Reconfigurable Architecture

Download Full-text

Delay Optimized Redundant Binary Adders

2006 13th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2006.379838 ◽

2006 ◽

Cited By ~ 6

Author(s):

Bijoy Jose ◽

Damu Radhakrishnan

Download Full-text

SAD-Based Stereo Matching Circuit for FPGAs

2006 13th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2006.379921 ◽

2006 ◽

Cited By ~ 14

Author(s):

Stefania Perri ◽

Daniela Colonna ◽

Paolo Zicari ◽

Pasquale Corsonello

Keyword(s):

Stereo Matching

Download Full-text

Application of the inductor multiplier

2006 13th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2006.379692 ◽

2006 ◽

Cited By ~ 1

Author(s):

Takeshi Shima

Download Full-text

2006 13th IEEE International Conference on Electronics, Circuits and SystemsLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A Q-Enhanced Biquadratic Gm-C Filter for High Frequency Applications

Automated Design of a WCDMA/WLAN Multi-standard Receiver

Simple Analogue VLSI Circuit of a Cortical Neuron

General Model for the Deployment of Time-Delay Elements in Transistorized Electronic Circuits

A Low-noise Low-offset Op Amp in 0.35μm CMOS Process

High Speed High Precision Voltage-Mode MAX and MIN Circuits

An experimental analysis of a new mixed grain-based dynamically reconfigurable architecture

Delay Optimized Redundant Binary Adders

SAD-Based Stereo Matching Circuit for FPGAs

Application of the inductor multiplier

2006 13th IEEE International Conference on Electronics, Circuits and Systems
Latest Publications