Multivalued Logic for Reduced Pin Count and Multi-site SoC Testing
Keyword(s):
1996 ◽
Vol 6
(2)
◽
pp. 202-202
2018 ◽
Vol 12
(1)
◽
pp. 40-58