Localized On-Chip Power Delivery Network Optimization via Sequence of Linear Programming

7th International Symposium on Quality Electronic Design (ISQED'06) ◽

10.1109/isqed.2006.81 ◽

2006 ◽

Cited By ~ 4

Author(s):

J. Fan ◽

I.-F. Liao ◽

X.-D. Sheldon ◽

Yici Cai ◽

Xianlong Hong

Keyword(s):

Linear Programming ◽

Network Optimization ◽

Power Delivery ◽

Power Delivery Network ◽

On Chip ◽

Delivery Network

Download Full-text

Analysis of on chip decoupling capacitor in the double-gate FinFETs with PEEC-based power delivery network

2014 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2014.7087653 ◽

2014 ◽

Author(s):

Jaemin Lee ◽

Yesung Kang ◽

Youngmin Kim

Keyword(s):

Power Delivery ◽

Double Gate ◽

Power Delivery Network ◽

Decoupling Capacitor ◽

On Chip ◽

Delivery Network

Download Full-text

Design and Analysis of the On-Chip Power Delivery Network for Energy Efficient Systems

10.18130/v3xf86 ◽

2014 ◽

Author(s):

Kyle Craig

Keyword(s):

Energy Efficient ◽

Power Delivery ◽

Power Delivery Network ◽

On Chip ◽

Delivery Network

Download Full-text

Power Delivery Network Optimization In High Speed BGA Package

2018 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS) ◽

10.1109/edaps.2018.8680891 ◽

2018 ◽

Author(s):

Rohit Mishra ◽

Zakir Hussain ◽

Ramanand S Hegde

Keyword(s):

Network Optimization ◽

High Speed ◽

Power Delivery ◽

Power Delivery Network ◽

Bga Package ◽

Delivery Network

Download Full-text

Crystal-Orientation-Tolerant Voltage Regulator using Monolithic 3D BEOL FinFETs in Single-Crystal Islands for On-Chip Power Delivery Network

2020 IEEE International Electron Devices Meeting (IEDM) ◽

10.1109/iedm13553.2020.9372129 ◽

2020 ◽

Author(s):

Po-Tsang Huang ◽

Yu-Wei Liu ◽

Kuan-Fu Lai ◽

Yun-Ping Lan ◽

Tzung-Han Tsai ◽

...

Keyword(s):

Single Crystal ◽

Crystal Orientation ◽

Power Delivery ◽

Voltage Regulator ◽

Power Delivery Network ◽

On Chip ◽

Delivery Network

Download Full-text

A simple yet precise capacitance estimation method for on-chip power delivery network towards EMC analysis

IEICE Electronics Express ◽

10.1587/elex.17.20200198 ◽

2020 ◽

Vol 17 (14) ◽

pp. 20200198-20200198

Author(s):

Toshiki Kanamoto ◽

Koki Kasai ◽

Kan Hatakeyama ◽

Atsushi Kurokawa ◽

Tomoyuki Nagase ◽

...

Keyword(s):

Estimation Method ◽

Power Delivery ◽

Power Delivery Network ◽

On Chip ◽

Delivery Network

Download Full-text

A novel methodology for power delivery network optimization in 3-D ICs using through-silicon-via technology

2012 IEEE International Symposium on Circuits and Systems ◽

10.1109/iscas.2012.6272021 ◽

2012 ◽

Cited By ~ 5

Author(s):

Bongki Lee ◽

Byunggyu Ahn ◽

Jaehwan Kim ◽

Minbeom Kim ◽

Jongwha Chong

Keyword(s):

Network Optimization ◽

Power Delivery ◽

Through Silicon Via ◽

Power Delivery Network ◽

Delivery Network

Download Full-text

Impact of On-Chip Inductor and Power-Delivery-Network Stacking on Signal and Power Integrity

IEICE Transactions on Electronics ◽

10.1587/transele.2018ctp0007 ◽

2019 ◽

Vol E102.C (7) ◽

pp. 573-579

Author(s):

Akira TSUCHIYA ◽

Akitaka HIRATSUKA ◽

Toshiyuki INOUE ◽

Keiji KISHINE ◽

Hidetoshi ONODERA

Keyword(s):

Power Delivery ◽

Power Integrity ◽

Power Delivery Network ◽

On Chip ◽

Delivery Network

Download Full-text

A Power Delivery Network Aware Framework for Synthesis of 3D Networks-on-Chip with Multiple Voltage Islands

2012 25th International Conference on VLSI Design ◽

10.1109/vlsid.2012.81 ◽

2012 ◽

Cited By ~ 8

Author(s):

Nishit Kapadia ◽

Sudeep Pasricha

Keyword(s):

Power Delivery ◽

Networks On Chip ◽

Power Delivery Network ◽

On Chip ◽

3D Networks ◽

Delivery Network ◽

Voltage Islands

Download Full-text

Exploration of on-chip switched-capacitor DC-DC converter for multicore processors using a distributed power delivery network

2011 IEEE Custom Integrated Circuits Conference (CICC) ◽

10.1109/cicc.2011.6055333 ◽

2011 ◽

Cited By ~ 14

Author(s):

Pingqiang Zhou ◽

Dong Jiao ◽

Chris H. Kim ◽

Sachin S. Sapatnekar

Keyword(s):

Multicore Processors ◽

Power Delivery ◽

Switched Capacitor ◽

Distributed Power ◽

Power Delivery Network ◽

On Chip ◽

Distributed Power Delivery ◽

Delivery Network

Download Full-text

Chiplet/Interposer Co-Design for Power Delivery Network Optimization in Heterogeneous 2.5D ICs

IEEE Transactions on Components Packaging and Manufacturing Technology ◽

10.1109/tcpmt.2021.3113664 ◽

2021 ◽

pp. 1-1

Author(s):

Jinwoo Kim ◽

Venkata Chaitanya Krishna Chekuri ◽

Nael Mizanur Rahman ◽

Majid Ahadi Dolatsara ◽

Hakki Mert Torun ◽

...

Keyword(s):

Network Optimization ◽

Power Delivery ◽

Power Delivery Network ◽

Delivery Network

Download Full-text